S-Space

Browse

Title

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Sort by
In order
Results/Page
Authors/record

Showing results 19,601 to 19,620 of 142,845

Issue Date	Title / Author(s) / Citation	File
2004	Design of experiments and uncertainty analysis for unsteady characteristics of wake 하종수	link
2023	Design of Fast Transient Response Digital Low-Dropout Regulator for Advanced Memory Application 송윤호	view file link
2017-08	Design of Field-Programmable Mixed-Signal IC with Time-Domain Configurable Analog Block 최윤주	view file
2006-09	Design of Flapping Airfoil for Optimal Aerodynamic Performance in Low-Reynolds Number Flows Lee, Jung-Sang; Kim, Chongam; Kim, Kyu Hong AIAA Journal, vol. 44, no. 9 , 2006, pp. 1960-1972	DOI
2003	A design of full-CMOS 2-GHz WCDMA transmitter and receiver 이강윤	link
2009	Design of fully integrated CMOS 40-Gbs serial link transceiver 김정겸	link
2019-02	Design of Functional Carbon based Nanocomposites as Sulfur Reservoirs for Cathodes in Lithium-sulfur Batteries 이정연	view file
2008	Design of generic variable length codec Arava, V.K. Prasad	link
2018-07	Design of Global Data Deduplication for A Scale-out Distributed Storage System Oh, Myoungwon; Park, Sejin; Yoon, Jungyeon; Kim, Sangjae; Lee, Kang-won; Weil, Sage; Yeom, Heon Y.; Jung, Myoungsoo 2018 IEEE 38TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS), pp.1063-1073	DOI
2020	Design of High Performance Computing Units for On-device Neural Network Accelerators 강종성	view file link
2008	Design of high rate BCH-LDPC concatenated codes with low error floor 윤석일	link
2023	Design of High Speed PAM-4 Transmitter with Level Mismatch Adjustment for Next-generation Memory Testing Minsu Park	view file link
2022-09	Design of High Step-Down Ratio Isolated Three-Level Half-Bridge DC-DC Converter With Balanced Voltage on Flying Capacitor Choi, Minho; Jeong, Deog-Kyoon IEEE Transactions on Power Electronics, Vol.37 No.9, pp.10213-10225	DOI
2020	Design of High-Density Power-Efficient Transceiver for Next-Generation HBM 고한곤	view file link
2012-02	Design of High-Performance and Low-Power Memory Systems for Multi-Threaded Architectures 최효진	link
2023	Design of High-Speed and Low-Power Internal Display Interface 이광훈	view file link
2017-08	Design of High-Speed CMOS Interface Circuits for Optical Communications 정규섭	view file
2023	Design of High-Speed Multi-Level Transmitter with Tomlinson-Harashima Precoding 강병준	view file link
2023	Design of High-Speed Multi-Phase Clock Corrector 설정우	view file link
2016-08	Design of High-Speed Optical Receiver with All-Digital Clock and Data Recovery 추상혁	view file

1 980 981 982 983 984 985 986 7143