Browse

Clock generation circuit with all-digital PLL
디지털 PLL을 이용한 clock 발생용 회로에 관한 연구

Cited 0 time in Web of Science Cited 0 time in Scopus
  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Browse