Publications

Detailed Information

Schedule-Aware Performance Estimation of Communication Architecture for Efficient Design Space Exploration

DC Field Value Language
dc.contributor.authorKim, Sungchan-
dc.contributor.authorIm, Chaeseok-
dc.contributor.authorHa, Soonhoi-
dc.date.accessioned2009-08-21T04:18:56Z-
dc.date.available2009-08-21T04:18:56Z-
dc.date.issued2005-05-
dc.identifier.citationIEEE Trans.Very Large Scale Integration systems, vol. 13, pp. 539-552, May. 2005en
dc.identifier.issn1063-8210-
dc.identifier.urihttps://hdl.handle.net/10371/7438-
dc.description.abstractIn this paper,we are concerned about performance estimation
of bus-based communication architectures assuming that
task partitioning and scheduling on processing elements are already
determined. Since communication overhead is dynamic and
unpredictable due to bus contention, a simulation-based approach
seems inevitable for accurate performance estimation. However,
it is too time-consuming to be used for exploring the wide design
space of bus architectures. We propose a static performance-estimation
technique based on a queueing analysis assuming that the
memory traces and the task schedule information are given. We
use this static estimation technique as the first step in our design
space exploration framework to prune the design space drastically
before applying a simulation-based approach to the reduced design
space. Experimental results show that the proposed technique
is several orders of magnitude faster than a trace-driven simulation
while keeping the estimation error within 10% consistently in
various communication architecture configurations.
en
dc.description.sponsorshipThis work was supported by the National Research Laboratory under Program
M1-0104-00-0015, Brain Korea 21 Project, and the IT-SoC project. ICT
at Seoul National University provided research facilities for this study.
en
dc.language.isoenen
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)en
dc.subjectCommunication architectureen
dc.subjectdesign space explorationen
dc.subjectperformance estimationen
dc.subjectqueueing theoryen
dc.titleSchedule-Aware Performance Estimation of Communication Architecture for Efficient Design Space Explorationen
dc.typeArticleen
dc.contributor.AlternativeAuthor김성찬-
dc.contributor.AlternativeAuthor임채석-
dc.contributor.AlternativeAuthor하순회-
dc.identifier.doi10.1109/TVLSI.2004.842912-
Appears in Collections:
Files in This Item:

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share