



저작자표시-비영리-변경금지 2.0 대한민국

이용자는 아래의 조건을 따르는 경우에 한하여 자유롭게

- 이 저작물을 복제, 배포, 전송, 전시, 공연 및 방송할 수 있습니다.

다음과 같은 조건을 따라야 합니다:



저작자표시. 귀하는 원저작자를 표시하여야 합니다.



비영리. 귀하는 이 저작물을 영리 목적으로 이용할 수 없습니다.



변경금지. 귀하는 이 저작물을 개작, 변형 또는 가공할 수 없습니다.

- 귀하는, 이 저작물의 재이용이나 배포의 경우, 이 저작물에 적용된 이용허락조건을 명확하게 나타내어야 합니다.
- 저작권자로부터 별도의 허가를 받으면 이러한 조건들은 적용되지 않습니다.

저작권법에 따른 이용자의 권리는 위의 내용에 의하여 영향을 받지 않습니다.

이것은 [이용허락규약\(Legal Code\)](#)을 이해하기 쉽게 요약한 것입니다.

[Disclaimer](#)

공학박사학위논문

A Study of Bottom Gate MILC
Polycrystalline Silicon TFTs and
Reduction of the Leakage Current

하부 게이트 구조를 가지는 저온 다결정
실리콘 박막 트랜지스터와 누설전류
감소에 대한 연구

2017 년 2 월

서울대학교 대학원

재료공학부

석 기 환

A Study of Bottom Gate MILC Polycrystalline Silicon TFTs and Reduction of the Leakage Current

by
Ki Hwan Seok

Under Supervision of Prof. Seung Ki Joo

February 2017

School of Material Science and Engineering

College of Engineering

Seoul National University

A STUDY OF BOTTOM GATE MILC
POLYCRYSTALLINE SILICON TFTs AND
REDUCTION OF THE LEAKAGE CURRENT

하부 게이트 구조를 가지는 저온 다결정 실리콘
박막 트랜지스터와 누설전류 감소에 대한 연구

지도교수: 주 승 기

이 논문을 공학박사 학위논문으로 제출함

2017년 2월

서울대학교 대학원

재료공학부

석 기 환

석 기 환의 박사학위 논문을 인준함

2016년 12월

위원장	김진영	(인)
부위원장	주승기	(인)
위원	박은수	(인)
위원	배병성	(인)
위원	임인곤	(인)

Abstract

A Study of Bottom Gate MILC Polycrystalline Silicon TFTs and Reduction of the Leakage Current

Ki Hwan Seok

Department of Materials Science and Engineering

The Graduate School

Seoul National University

Nowadays the display market meets the transitional period of change. In the past decade, the main stream of display market is move from Cathode Ray Tube (CRT) to Liquid Crystal Display (LCD) and now, it is move from LCD to Active Matrix Organic Emitting Diode (AMOLED). The main reason of this transition is due to the requirement of extremely high resolution display and need of the advanced display for example the transparent and foldable display. The LCD which is the most basic devices among the flat panel displays, use amorphous silicon Thin Films Transistor (TFT) in order to control the each pixels. Even if the field effect mobility of

amorphous silicon TFTs is less than $1 \text{ cm}^2/\text{Vs}$, it is high enough to operate the LCD because LCD is voltage controlled device. However, unlike with LCD, the AMOLED needs high field effect mobility because of current controlled device. So, polycrystalline silicon TFTs should be used for AMOLED display. Among the several method of crystallization, we used the Metal Induced Lateral Crystallization (MILC) for phase transform from amorphous to polycrystalline.

In the structure point of view, the LCD have to use bottom gate structure, because of light exposure from back side, so bottom electrode could block the light at the channel inversion layer. Otherwise, AMOLED have to use top gate structure, because of the crystallization process. The Excimer Laser Annealing (ELA) method is widely used for crystallization in commercial area. The bottom gate structure could not be used for ELA process, because of bottom electrode twisted and damaged. In order to use LCD manufacturing line for making AMOLED, polycrystalline silicon bottom gate structure must be fabricated. Therefore, in this experiment, we focus on the fabrication of bottom gate MILC polycrystalline silicon TFTs and its electrical properties.

The first step for bottom gate structure is the crystallization of Plasma Enhanced Chemical Vapor Deposition (PECVD) amorphous

silicon layer. Low Pressure Chemical Vapor Deposition (LPCVD) amorphous silicon layer could be crystallized in hydrogen ambient. However, the PECVD amorphous silicon layer could not be crystallized in hydrogen ambient annealing. The main difference between PECVD and LPCVD amorphous silicon layer is silicon hydrogen bonding configuration. Using Fourier Transform Infrared Spectroscopy (FT-IR), the silicon-hydrogen bonding configuration is measured. The PECVD has Si-H bonding and LPCVD has Si-H₃ bonding. The Si-H bonding is more stable than Si-H₃ bonding, so in furnace annealing LPCVD has faster crystallization ratio than PECVD layer. And the binding energy of silicon-hydrogen is lower than silicon-nickel (nickel metal is widely used for metal catalyst). In hydrogen ambient, the silicon atoms are easily connected with hydrogen, so the lateral growth rate is much slower in hydrogen ambient. So, lateral crystallization of PECVD silicon layer is obtained in vacuum condition furnace annealing.

We could fabricate the bottom gate MILC polycrystalline silicon TFTs using PECVD silicon layer in vacuum furnace annealing. However, because of metal silicide and metal contamination in silicon layer, relatively high leakage current level is main drawback of MILC polycrystalline silicon. In order to reduce the leakage current, we

applied two types of novel structure. The first one is called 'Overlap/off-set' structure. Overlap/off-set structure is describe that the vertically overlap region between bottom gate electrode and doped source/drain area. With this structure, the leakage current is decreased due to the depletion region under reverse bias gate voltage. Second structure is 'Direct/Indirect junction' which is represented the contact between doped source/drain and channel inversion layer. With indirect junction structure, the leakage current is reduced because of reduction of tunneling process. With direct junction structure both on current and off current is higher than indirect junction.

The mechanism of on current differs to that of leakage current. The on current is the result of carrier movement from source to drain passing by the channel inversion layers. And the leakage current is also the flow of carriers, but the carriers are generated not only from the source or drain region but also from defect states such as the metal silicide defect center. Normally, the leakage current occurs by three types of mechanisms: thermal activation, generation from the defect center in the middle of the band gap, and tunneling. With wide depletion region, the tunneling current is reduce mainly. In conclusion, in this research, we could fabricate the bottom gate structure MILC

polycrystalline silicon TFTs and applied novel structure for reducing leakage current which is called 'overlap/off-set' and 'direct/indirect junction' structure.

Keyword: Metal Induce lateral Crystallization, Thin Film Transistor, Bottom Gate Structure, Field Effect mobility.

Student Number: 2013-30180

Contents

Abstract

Contents

List of Figure & Table

Chapter 1. Introduction of display

1.1 Cathode Ray Tube (CRT)

1.2 Flat Panel Display (FPD)

1.2.1 Liquid Crystal Display (LCD)

1.2.2 Active Matrix Organic Light Emitting Diode (AMOLED)

Chapter 2. Background and Motivation

2.1 Low Temperature Polycrystalline Silicon (LTPS)

2.2 Material Properties of Amorphous and Polycrystalline Silicon

2.3 Electrical Properties Polycrystalline Silicon Thin Films

Transistors

2.3.1 Mobility

2.3.2 Threshold Voltage (V_{TH})

2.3.3 Sub-Threshold Slope

2.3.4 Leakage Current

2.4 Structure of Thin Film Transistors (Top gate vs Bottom gate)

2.4.1 Top gate Structure MILC Thin Film Transistor

2.4.2 Bottom gate Structure MILC Thin Film Transistor

2.5 Motivation of This Thesis

Chapter 3. Crystallization of Low Pressure Chemical Vapor Deposition and Plasma Enhanced Chemical Vapor Deposition Amorphous Silicon Layer

3.1 Introduction

3.2 Experiment

3.3 Result and discussion

3.4 Conclusion

Chapter 4. Suppression of Leakage Current with Overlap and Off-set Structure on MILC Polycrystalline Bottom Gate TFT

4.1 Introduction

4.2 Experiment

4.3 Result and discussion

4.4 Conclusion

**Chapter 5. Direct/Indirect Contact between Channel Inversion
and Doped Source/Drain on MILC Polycrystalline
Silicon Bottom Gate TFTs**

5.1 Introduction

5.2 Experiment

5.3 Result and discussion

5.4 Conclusion

**Chapter 6. Edge cut process for reducing Ni content at channel
edge region in MILC Polycrystalline Silicon TFTs**

6.1 Introduction

6.2 Experiment

6.3 Result and discussion

6.4 Conclusion

Chapter 7. Conclusion

Bibliography

Achievement

Abstract (in Korean)

List of Figure & Table

- Figure 2-1** Schematic image of crystallization methods (1) SPC, (2) ELA, (3) MIC, (4) MILC and its properties, SEM images.
- Figure 2-2** Schematic image of crystallization mechanism of MILC and SEM image at the interface of polycrystalline silicon and amorphous silicon.
- Figure 2-3** Detail mechanism of MILC using concept of nickel silicide compounds
- Figure 2-4** Schematic equilibrium molar free energy diagram for NiSi_2 in contact with a-Si, C-Si
- Figure 2-5** Schematic diagram of the atom pair distribution functions for a crystalline and amorphous solid and a gas, scaled to the average separation of nearest neighbor atoms, R_{av} , showing the different degree of structural order
- Figure 2-6** Schematic density of states distribution for an amorphous semiconductor showing the bands, the band tails, and the defect states in the band gap.

The dashed curves are the equivalent density of states in a crystal

- Figure 2-7** Schematic band diagram of mechanism of MILC TFTs leakage current
- Figure 2-8** Schematic fabrication flow of top gate MILC polycrystalline TFTs
- Figure 2-9** Schematic fabrication flow of bottom gate MILC polycrystalline TFTs
- Figure 3-1** (a) schematic image of amorphous silicon layer and its pattern, (b) nickel deposition pattern, (c) result of furnace annealing for 1 hours
- Figure 3-2** PECVD amorphous silicon layer annealed (500 °C, 580 °C) in hydrogen ambient
- Figure 3-3** PECVD amorphous silicon layer annealed (500 °C, 580 °C) in vacuum condition
- Figure 3-4** LPCVD amorphous silicon layer annealed (500 °C, 580 °C) in hydrogen ambient
- Figure 3-5** LPCVD amorphous silicon layer annealed (500 °C, 580 °C) in vacuum condition

- Figure 3-6** Lateral crystallization growth rate of 4 types of samples at 500 °C and 580 °C
- Figure 3-7** FT-IR measurement of PECVD (red line) and LPCVD (black line) amorphous silicon layer
- Figure 3-8** Schematic illustration of metal induced crystallization (a) in vacuum ambient and (b) in hydrogen ambient
- Table 3-1** Silicon Hydrogen bonding configuration
- Figure 4-1** Schematic image of overlap/off-set structure bottom gate TFTs (a) at source region and (b) at drain region
- Figure 4-2** a) I-V characteristics of MILC bottom gate TFTs, (b) I-V characteristics of drain off-set structure (empty circle) and source off-set structure (filled circle)
- Figure 4-3** (a) Microscope optical image of overlap/off-set region at channel area (b) I-V characteristics with various drain off-set length (from 0 to 3 μm)
- Figure 4-4** (a) Drain current as a function of gate voltage with various overlap/off-set length (b) Sub-threshold

slope and pinning current as a function of overlap/off-set length

- Table 4-1** Detail electrical properties of Bottom gate MILC poly-Si TFT with various drain off-set
- Table 4-2** Detail electrical properties of Bottom gate MILC poly-Si TFT with various drain off-set under electrical stress
- Figure 5-1** Schematic image of fabrication flows of bottom gate polycrystalline silicon thin film transistors with direct junction structure (right side, blue arrow) and indirect junction structure (left side, red arrow)
- Figure 5-2** The electrical properties of IJ-TFTs (a) and DJ-TFTs (b). (Drain voltage is increased from -0.1V to -4 V : -0.1 V - Black line, -1 V - Red line, -2 V - Green line, -3 V - Blue line, -4 V - Violet line), (c) the leakage current and pinning current density of DJ-TFTs and IJ-TFTs as a function of drain voltage, (d) the on/off ratio of DJ-TFTs and IJ-TFTs as a function of drain voltage

- Figure 5-3** Side view schematic image for the IJ-TFT and DJ-TFT and its current flow from channel area to source/drain region.
- Figure 5-4** The result of (a) electrical properties of IJ-TFT and DJ-TFT with various thickness of intrinsic silicon layer between a doped source/drain and a gate insulator layer, (b) on/off current density as a function of intrinsic silicon layer thickness.
- Figure 5-5** (a) Schematic four kinds of samples used in this experiment and calculated specific contact resistance, (b) specific contact resistance and on current density as a function of intrinsic silicon layer thickness
- Figure 6-1** Schematic image of nickel silicide segregation of (a) 'Normal' MILC poly silicon channel and (b) 'Edge Cut' MILC poly silicon channel.
- Figure 6-2** Gettering process and microscope optical image of after gettering.
- Figure 6-3** Electrical characteristics of normal and edge cut thin film poly silicon transistor at 0.1 and 2 V.

Figure 6-4 Levinson & Proano method to calculate trap state density (N_t) from the current-voltage characteristics

Chapter 1

Introduction of Display

1.1 Cathode Ray Tube (CRT)

The Cathode Ray Tube (CRT) is a display device with vacuum tube, more than one electron gun and a phosphorescent panel. When the electron guns emit the electron to the phosphorescent panel, image is displayed on the screen. The cathode ray is discovered by Johann Hittorf in 1876. He investigate that from the cathode (negative electrode), some unknown rays were emitted, indicating the rays were traveling in vacuum tube. In 1890, Arthur Schuster demonstrated cathode rays could be deflected by electric fields, and William Crookes showed they could be deflected by magnetic fields. The CRT used a heavy and large box shape modules because it need

relatively long distance for electron gun emitting. For safety reason, the front screen is made of thick glass substrate to block the electron emission. Before 2000s, CRT is main stream of display market, even if the heavy frame and large space charging. Since 2000s late, the main stream of display is move from CTR to Flat Panel Display (FPD) such as Liquid Crystal Display (LCD) and Plasma Display Panel (PDP) because of lower manufacturing cost and power consumption, and less weigh and bulk. Because of electron guns, CRT has area limitation.

1.2 Flat Panel Display (FPD)

The Flat Panel display (FPD) is viewing devices using thin substrate and thin film technology in order to reduce device thickness and weight. There are two kinds of devices of FPD, volatile and static. The volatile display need the thin film transistors which could maintain pixel current and voltage, and refresh the pixel capacitance during each frame. So volatile display need power source in operation. Otherwise, Static FPD is remain display image and text on the screen even if the power is off.

1.2.1 Liquid Crystal Display (LCD)

A LCD is one on the FDP device and volatile display. The LCD is not a self-emitting devices, so LCD need light source which is called back light unit [1.1–1.4]. The most widely used light source as a back light unit is cold cathode fluorescent lamp [1.5– 1.7], and now light emitting diode is also used for reducing power consumption [1.8]. LCD have replaced the heavy, bulky CRT display in almost application such as television, mobile display, computer monitor and aircraft. LCD screens are available in a wide area of screen size than CRT. The main drawback of CRT and PDP is image burn-in problem which is fixed image on a screen for a longtime exposed. In LCD screen, it is free from burn-in problem because LCD to not use the electron gun and phosphorescent light emission. In basically, LCD is consisted of two glass substrate, front substrate and back plane. First, in font substrate, color filter is deposited on the glass. LCD is not a self-emitting devices, so it need a light source, called back light unit. The back light unit is white light source. In order to describe image and motion, red, green and blue color is need. On the back plan there

are thin film transistors (TFT). Each pixel need at least one transistor to operate image presentation. Each pixel of an LCD typically consists of a layer of molecules aligned between two ITO electrodes [1.9], and two polarizing filters (parallel and perpendicular), the axes of transmission of which are (in most of the cases) perpendicular to each other. Without the liquid crystal between the polarizing filters, light passing through the first filter would be blocked by the second (crossed) polarizer. Before an electric field is applied, the orientation of the liquid-crystal molecules is determined by the alignment at the surfaces of electrodes. Three kind of liquid crystals are used for manufacturing LCD devices, Twisted Nematic [1.10], In Plain Switching [1.11] and Vertical Alignment [1.12]. Twisted Nematic (TN) material is used in LCD at fist. The rod shape LC is twisted between front and back substrate. This TN mode is low cost fabrication process and has low power consumption because of simple operation. However, it has low viewing angle. Because of low viewing angle properties, it could not be used for large area display. Second one is Vertical Alignment (VA) panel. This VA display is investigated due to the disadvantage of TN panel. With VA pane, Good contrast ratio is obtained which means

deeper black is represented than TN mode. However, late response time is main problem, so it is not suitable for motion video. And other problem is 'MURA' which is caused by touch screen with finger [1.13], especially in mobile smartphone. Touch the screen is main communication method to use smartphone, but with VA mode, it induce 'MURA' problem. The last one mode is In Plain Switching (IPS) panel. With IPS panel Mura problem is not observed and good viewing angle and good contrast ratio is also obtained.

1.2.2 Active Matrix Organic Light Emitting Diode (AMOLED)

An organic light-emitting diode (OLED) is a light-emitting diode (LED) in which the light emitting layer is a layer of organic compound that emits light in response to an electrical carrier flow. OLEDs are used to create digital displays in devices such as television screens, and mobile phones. Hong Kong-born American physical chemist Ching W. Tang and his co-worker Steven Van Slyke at Eastman Kodak fabricate the first practical OLED device in 1987 [1.14]. This

was a pioneer for the display technology. This device used a two-layer structure with separate hole transporting and electron transporting layers [1.15]. The recombination and light emission occurred in the organic layer at the between of two transporting layer. This resulted in a reduction in operating voltage and improvements in efficiency. A typical OLED is composed of a layer of organic materials on a glass substrate. These organic materials have conductivity levels ranging from insulators to conductors, considered organic semiconductors. The highest occupied and lowest unoccupied molecular orbitals (HOMO and LUMO) of organic semiconductors are matched to the valence and conduction bands of inorganic semiconductors. During display operation, a voltage is applied to the OLED. An electrons flows throughout the device from cathode to anode, as electrons are injected into the LUMO of the organic layer at the cathode and withdrawn from the HOMO at the anode. Electrostatic forces make the electrons and the holes towards each other and they recombine forming an exciton which means the state of the electrons and holes pair. So the frequency of this radiation (color of the light) depends on the band gap of the material, in this case the difference in energy between the HOMO and LUMO.

Chapter 2

Background and Motivation

2.1 Low Temperature Polycrystalline Silicon (LTPS)

The polycrystalline silicon layer is considered as an important materials in semiconductor area since 1970s [2.1, 2.2]. In 1970s metal–insulator–semiconductor structure [2.3] is proposed and many research group have investigated this structure as display and integrated circuit [2.4, 2.5]. This polycrystalline silicon layer used for electrode if it has low enough resistivity comparing with metal layer, and used for silicon active layer. The polycrystalline silicon has several advantages when it is used for active layer, such as low cost process, large area substrate. Therefore polycrystalline silicon is widely used in semiconductor industries. Here, the most important

step and fabrication process is crystallization. In display industries, thin film transistors (TFTs) is fabricated using polycrystalline silicon especially Active Matrix Organic Light Emitting Diode (AMOLED) [2.6–2.9]. The main difference of Liquid Crystal Display (LCD) [2.10, 2.11] and AMOLED is the operation ways. LCD is voltage driving device and AMOLED is current driving device. TFTs in LCD device act as a switching element which control the on/off state of each pixel. However, in AMOLED TFT as a driving element, so it need high field effect mobility. In case of amorphous silicon TFTs, field effect mobility is lower than $1 \text{ cm}^2/\text{Vs}$, otherwise, in case of polycrystalline silicon TFTs, it has high enough field effect mobility ($20 \sim 200 \text{ cm}^2/\text{Vs}$) [2.12]. In order to fabricate polycrystalline silicon TFTs on the glass substrate (Eagle XG, Corning Inc.), low temperature crystallization process is needed because of melting point of glass substrate is around $600 \text{ }^\circ\text{C}$ which is called Low Temperature Polycrystalline Silicon (LTPS).

In figure 2–1, several LTPS methods is presented. First one is Solid Phase Crystallization (SPC) [2.13, 2.14]. SPC has many advantages, such as low–cost process and easy to apply large area application. However, relatively high fabrication temperature and

longtime step (about more 12 hours) is main drawback of SPC. It is hard to apply to display devices because display must use glass substrate. Second one is Excimer Laser Annealing process (ELA) [2.15, 2.16]. This ELA is used for crystallization in manufacturing of AMOLED display in commercial area. ELA has been widely used in industry, but there are still many serious disadvantages to doing so. For instance, ELA uses an expensive XeCl laser that results in a high manufacturing cost for AMOLED displays, and the laser scanning process results in non-uniformity due to the liquid-solid phase transformation. In terms of the structure, ELA cannot produce a bottom gate structure that is common in Liquid Crystal Display (LCD) devices because metal gate damage is caused during laser scanning. In our research group, we have investigated the production of bottom gate polycrystalline silicon TFTs for use in LCD product lines without the need to construct new facilities. SPC and ELA both have critical problems in producing commercial devices due to the high crystallization temperature and the laser scanning process that each respectively require. In 1996, the MILC process was introduced as a crystallization method that uses a metal catalyst at a temperature below 550 °C [2.17, 2.18]. MILC has advantages in overcoming the

limitations of SPC and ELA.

2.1.1 Metal Induced Lateral Crystallization (MILC)

The crystallization rate is affected by metal catalyst. With metal catalyst, crystallization temperature become lower, and this is call MIC. This MIC is observed from many metal species such as Au, Ni, Al, Sb, In, Pb, and Ti [2.19–2.24]. Among these metal, Ni, Pb and Ti make formation of metal–silicide compounds. There are much of investigation of crystallization rate and temperature with Ni, Pb and Ti metal catalysts. However, metal silicide in silicon bulk layer is considered as an impurities which is caused trap state in band diagram, and this impurities induced degradation of electrical properties [2.25, 2.26]. In order to reduce the metal contamination in silicon layer, our group applied new crystallization method called MILC. Especially, nickel metal is widely used for MILC because the lateral growth of nickel silicide is faster than other metal catalysts. In figure 2–2 schematic image of MIC and MILC process with nickel metal. The amorphous silicon layer under nickel thin layer is crystallized by MIC phenomenon. The nickel silicide is spread from

polycrystalline area to amorphous silicon area. This is lateral growth, called MILC. In SEM image in figure 2-2 shows the diffusion of nickel silicide. In figure 2-3, schematic image of MILC mechanism is described. The relatively weak bonding of silicon atoms in amorphous silicon layer breaks if the nickel layer is deposited by sputtering. This separated silicon atoms makes nickel silicide molecules at the interface of nickel and amorphous silicon. In annealing process, nickel metal atoms move using 'hopping' mechanism and remained space is called nickel vacancy. This silicon atoms with nickel vacancy has similar lattice length with crystal silicon lattice. Therefore this remained silicon pairs make crystal silicon phase in furnace annealing. The driving force of this MILC process is related with molar free energy. Figure 2-4 shows schematic equilibrium molar free energy diagram as a function of atomic percentage with nickel silicon contact [2.27]. The NiSi_2 formation has lowest molar free energy which means in MILC process, nickel and silicon atoms are existed this NiSi_2 form.

2.2 Material Properties of Amorphous and Polycrystalline Silicon

The disorder of atomic structure is one of the important properties that distinguishes polycrystalline from amorphous silicon layer. Order of atomic structure, called periodicity is key point of theory of semiconductor. Because of this periodicity, the function of electrons and holes are calculated with quantum state of each atoms momentum, which is called Bloch' s theory. However, disorder of atomic structure need different point of view. Figure 2–5 shows normalized pair distribution function of crystal state, amorphous state and gas state as a function of pair separation [2.28]. In free gas state, distribution of neighbor atoms are existed randomly, which means there is no order and periodicity in gas state. However, in crystal state, the distribution of neighbor atoms are fixed at certain place. The amorphous state has both characteristics. In short range order, atoms are arranged in periodicity. But in long range order, it looks like gas state which has disorder atomic structure.

Figure 2–6 shows density of state distribution of amorphous silicon

(solid line) and crystal silicon (dash line). This represent the band diagram, the band tail, and the defect state in the band gap. The perfect crystal state shows conduction band and valence band which is defined by quantum physics. The amorphous silicon has short range order, so it has similar band diagrams which means that amorphous silicon has conduction band and valence band. Otherwise, it has long range disorder, so there is band tail state which is described as extended state into the forbidden band gap area.

This tail state modify the edge of conduction and valence band. And there is defect state in forbidden region (in band gap region), because of dangling bonds. In case of crystal silicon, one silicon atom is connected with other four silicon atoms and hydrogen atoms especially at the surface. But in case of amorphous silicon, there is vacancy defects which is called dangling bonds. This dangling bonds described that no atomic bond with silicon atoms. These defect state define the electrical properties of silicon layer by controlling trap state.

2.3 Electrical Properties Polycrystalline Silicon Thin Films Transistors

2.3.1 Mobility

The carrier mobility of field effect transistor (FET) is called field effect mobility. Field effect mobility is measured in two ways, saturation mode and linear mode.

$$I_D = \mu_{FET} C_{ox} \frac{W}{L} [(V_G - V_{TH})V_D]$$

The transconductance is defined as

$$g_m = \frac{\partial I_d}{\partial V_G}$$

Therefore, the field effect mobility is defined as

$$\mu_{FET} = \frac{L}{C_{ox} W V_D} g_m$$

2.3.2 Threshold Voltage (V_{TH})

In order to calculate the threshold voltage (V_{TH}), non-zero flat band voltage is considered, at first. This non-zero flat band voltage is caused from fixed oxide charge (Q_f) and work function difference (ϕ_{ms}) between the gate material and the semiconductor. Threshold voltage is gate voltage which induce a channel inversion layer in semiconductor material.

$$V_{TH} = V_{FB} + 2\phi_B + \frac{\sqrt{2\varepsilon_s q N_A (2\phi_B)}}{C_{ox}} = \left(\phi_{ms} - \frac{Q_f}{C_{ox}} \right) + 2\phi_B + \frac{\sqrt{4\varepsilon_s q N_A \phi_B}}{C_{ox}}$$

2.3.3 Sub-threshold Slope

Sub-threshold slope is the parameter which could define how sharply the transistor is turn-on by gate voltage sweep. This sub-threshold slope is defined as the gate voltage need to induce a drain-current change of one order of magnitude.

$$Slope = \frac{d(\ln I_d)}{dV_G(\ln 10)}$$

2.3.4 Leakage current

The mechanism of on current differs to that of leakage current. The on current is the result of carrier movement from source to drain passing by the channel inversion layers. And the leakage current is also the flow of carriers, but the carriers are generated not only from the source or drain region but also from defect states such as the metal silicide defect center [2.29]. Normally, the leakage current occurs by three types of mechanisms: thermal activation, generation from the defect center in the middle of the band gap, and tunneling. Figure 2-7 shows each mechanism of leakage current in MILC TFTs using energy band diagram. The Lightly Doped Drain (LDD) structure is typically applied to reduce the leakage current and pinning current level. The intrinsic layer between the doped source/drain region and the gate insulator on the IJ-TFTs acts similar to the LDD structures, so the leakage current and pinning current is decreased.

2.4 Structure of Thin Film Transistors (Top gate vs Bottom gate)

2.4.1 Top Gate Structure MILC Thin Film Transistor

Figure 2–8 show fabrication flow of top gate MILC TFTs. Each fabrication step is explain below. Step (1) show glass substrate and buffer layer. The corning Eagle XG glass is used as substrate, the thickness is 0.64mm. 300 nm of silicon oxide is deposited on the glass substrate for buffer layer using Plasma Enhanced Chemical Vapor Deposition (PECVD) at 350 °C with SiH₄, Ar and N₂O gas mixture. Step (2) shows amorphous silicon layer deposition. The amorphous silicon layer is deposited by Low Pressure Chemical vapor Deposition (LPCVD) at 550 °C. Step (3) is nickel deposition using sputter at room temperature. Step (4) is nickel remove and annealing. Nickel is removed by H₂SO₄ solution in order to reduce nickel contamination in crystallized silicon layer. Furnace annealing at 550 °C during 2 hours in hydrogen ambient for MILC. Step (5) is gate insulator deposition. Before gate insulator deposition, RCA cleaning is done foe remove

particles and native oxide for thermal annealing. 100 nm of silicon nitride is deposited using PECVD at 350 °C with SiH₄, NH₃ and Ar gas mixture. Step (6) is metal deposition and metal etching. MoW metal is used for electrode using sputter at 300 °C. Gate electrode is etched by photolithography and wet etching system using H₃PO₄ + CH₃COOH + HNO₃ + H₂O etchant. Step (7) is Ion Mass Doping (IMD) and activation process. We used IMD for source/drain doping. And activation process is proceeded by furnace annealing in hydrogen ambient during 1 hour. All of the fabrication processes were carried out in a 1000–class clean room.

2.4.2 Bottom Gate Structure MILC Thin Film Transistor

Figure 2–9 show fabrication flow of bottom gate MILC TFTs. Each fabrication step is explain below. Step (1) is glass substrate, buffer and gate electrode. The corning Eagle XG glass is used as substrate, the thickness is 0.64mm. 300 nm of silicon oxide is deposited on the glass substrate for buffer layer using PECVD at 350 °C with SiH₄, Ar and N₂O gas mixture. 300 nm MoW is deposited as gate electrode at 300 °C using sputter. Gate electrode is etched by photolithography

and wet etching system using $\text{H}_3\text{PO}_4 + \text{CH}_3\text{COOH} + \text{HNO}_3 + \text{H}_2\text{O}$ etchant. Step (2) is gate insulator deposition. 100 nm of silicon nitride is deposited using PECVD at 350 °C with SiH_4 , NH_3 and Ar gas mixture. Step (3) is amorphous silicon deposition. Unlike top gate structure, bottom gate need PECVD amorphous silicon layer because of LPCVD thermal damage to gate electrode and in-situ process. After gate insulator deposition, amorphous silicon layer is deposited using PECVD without break vacuum system. Step (4) is etch stopper deposition. 200 nm of silicon oxide is also deposited using PECVD as etch stopper. Etch stopper is etched by etch etching system using buffer oxide etchant. Step (5) is p+ amorphous silicon layer deposition and separation step. A p+ amorphous silicon layer is also deposited using PECVD at 350 °C. Step (6) is nickel deposition, nickel remove and annealing. 5 nm nickel layer is deposited using sputter. Nickel is removed by H_2SO_4 solution in order to reduce nickel contamination in crystallized silicon layer. Two kinds of annealing is done, first one is crystallization. Unlike LPCVD, PECVD amorphous silicon layer is annealed in vacuum condition for crystallization. We will explain this phenomenon in chapter 3. Second one is hydrogenation which is annealed in hydrogen ambient during 1 hour.

2.5 motivation of this thesis

Nowadays ELA crystallization method is widely used for fabrication of AMOLED display device. Because of this ELA method, there are critical limitations such as TFT structure. ELA method uses high energy XeCl laser exposure during crystallization. In case of top gate structure, ELA method could be used for crystallization because only silicon layer is deposited on substrate. However, in case of bottom gate structure, there are other layers under amorphous silicon layer such as gate electrode and gate insulator. During high energy laser exposure, metal gate electrodes get thermal damage and it causes metal twisting and cracking. Therefore, it is hard to fabricate bottom gate TFT AMOLED using ELA method.

As we mentioned above, the main stream of display market is moving from LCD to AMOLED. LCD uses amorphous silicon TFT with bottom gate structure. Amorphous silicon TFT is used for LCD because its electrical properties are high enough to operate LCD display. LCD is not self-emitting device, which means it has to use other light source, called Back Light Unit. Amorphous silicon is an unstable material called meta-stable material. Because of that, photo-current is

generated when the amorphous silicon is exposed under light. This is main reason of degradation of electrical properties. So LCD must use bottom gate structure and all established manufacturing line is existed for bottom gate structure. If we could fabricate AMOLED with bottom gate structure using MILC crystallization method, all the established manufacturing line is used for AMOLED.




Figure 2–1 schematic image of crystallization methods (1) SPC, (2) ELA, (3) MIC, (4) MILC and its properties, SEM images.




Figure 2–2 schematic image of crystallization mechanism of MILC and SEM image at the interface of polycrystalline silicon and amorphous silicon.




Figure 2–3 Detail mechanism of MILC using concept of nickel silicide compounds.




Figure 2-4 Schematic equilibrium molar free energy diagram for NiSi₂ in contact with a-Si, C-Si [2.27].




Figure 2–5 Schematic diagram of the atom pair distribution functions for a crystalline and amorphous solid and a gas, scaled to the average separation of nearest neighbor atoms, R_{av} , showing the different degree of structural order [2.28].




Figure 2-6 Schematic density of states distribution for an amorphous semiconductor showing the bands, the band tails, and the defect states in the band gap. The dashed curves are the equivalent density of states in a crystal [2.28].






Figure 2-7 Schematic band diagram of mechanism of MILC TFTs leakage current




(1) Glass substrate & Buffer




(2) Amorphous silicon layer



(3) Nickel deposition




(4) Nickel remove & annealing



(5) Gate Insulator



(6) MoW metal electrode




(7) IMD & Activation


2-8 schematic fabrication flow of top gate MILC polycrystalline TFTs




(1) Glass substrate & Buffer & Electrode




(2) Gate Insulator




(3) Amorphous silicon



(4) Etch Stopper



(5) P+ silicon & separation



(6) Nickel deposition & remove & annealing

2-9 schematic fabrication flow of bottom gate MILC polycrystalline

TFTs

Chapter 3

Crystallization of Low Pressure Chemical Vapor Deposition and Plasma Enhanced Chemical Vapor Deposition Amorphous Silicon Layer

A polycrystalline silicon layer which is crystallized by metal induced crystallization (MIC) and Metal Induced Lateral Crystallization (MILC) methods is investigated for electronic devices such as thin film transistors and solar cells. Until now, the crystallization mechanism of MIC and MILC has not been understood clearly. In this research, we deposited amorphous silicon using different deposition processes: low pressure chemical vapor deposition and plasma enhanced chemical deposition. Also, in the crystallization process, we used two types of annealing conditions: hydrogen ambient and vacuum ambient. Among the four samples analyzed, the fastest MIC and MILC rate was observed for the sample of low pressure chemical vapor deposition

process in vacuum annealing crystallization. We assume that the gap between low pressure chemical vapor deposition and plasma enhanced chemical vapor deposition is due to the silicon hydrogen bonding configuration. Therefore, Fourier Transform Infrared spectroscopy is used to confirm the difference in the silicon hydrogen bonding between samples. From this result, we determined that plasma enhanced chemical vapor deposition provides more stable silicon–hydrogen bonding than low pressure chemical vapor deposition. This bonding configuration can be related with crystal growth rate.

3.1 introduction

Many different studies have been performed to crystallize a thin film amorphous silicon layer to polycrystalline silicon using Metal Induced Crystallization (MIC) and Metal Induced Lateral Crystallization (MILC) [3.1–3.5]. Unlike with other crystallization methods such as Solid Phase Crystallization (SPC) [3.6, 3.7] and Excimer Laser Annealing (ELA) [3.8], these MIC and MILC methods need a metal catalyst such as nickel or platinum to overcome the potential energy for changing the phase from amorphous to polycrystalline. Compared with amorphous silicon in thin film transistor (TFT) devices, MIC and MILC polycrystalline silicon layers as channel regions have greater field effect mobility and electrical performance [3.9]. However, the relatively high leakage current is the most significant disadvantage, and is caused by the metal silicide defect state which is formed during crystallization [3.10–3.12]. Therefore, our research group previously focused on how to decrease the leakage current with an MIC or MILC polycrystalline silicon layer [3.13, 3.14] caused by metal silicide defect [3.15–3.17]. However, in this report, we concentrate on the role of the deposition method of thin film

amorphous silicon, as it is very important in determining the crystallization and crystallization growth rate. Two approaches have been used to produce a thin film amorphous silicon layer: Plasma Enhanced Chemical Vapor Deposition (PECVD) and Low Pressure Chemical Vapor Deposition (LPCVD). Our previous TFTs is fabricate using LPCVD silicon layer, because PECVD silicon layer cannot be crystallized under hydrogen ambient annealing. So in this experiment, we investigate relationship between annealing condition and crystallization rate with deposition system to figure out why PECVD silicon layer cannot be laterally crystallized in hydrogen ambient.

3.2 Experiment

Figure 1 shows schematic image of this experiment process and structure. A 100 nm amorphous silicon layers used in this research is deposited using PECVD and LPCVD on the Eagle XG glass substrate. PECVD use SiH_4 gas at 350 °C, process pressure is 300 mTorr, power is 15 W and deposition rate is 10 nm/min. LPCVD also use SiH_4 gas at 500 °C and deposition rate is 2 nm/min. Figure 3–1 (a) shows specific pattern which is described with two pads and one channel connecting two pads is defined photolithography. The channel region length is 80 μm . For etching, reactive ion etching (RIE) equipment is used with O_2 and SF_6 gas mixture at room temperature. In order to phase transform from amorphous silicon to polycrystalline, metal induced crystallization (MIC) and metal induced lateral crystallization (MILC) is used. A 5nm nickel metal layer is deposited on amorphous silicon layer using sputter at room temperature for MIC and MILC. Before nickel metal deposition, native oxide on amorphous silicon surface is removed by HF cleaning for making nickel silicide configuration. We could see nickel patterning on figure 3–1 (b). Length between nickel pad is 150 μm . On right side pad,

nickel metal is deposited entire area, otherwise, on left side pad just half area is covered by nickel metal layer. For crystallization, 4 kinds of furnace thermal annealing is applied; 500 °C hydrogen ambient, 580 °C hydrogen ambient, 500 °C vacuum ambient and 580 °C vacuum ambient. The entire fabrication process was carried out in a 1000-class clean room.

3.3 Result and discussion

Figure 3-2 and 3-4 shows an optical microscope image of the MIC and MILC results in hydrogen ambient annealing in a furnace. It shows the results of PECVD and LPCVD, respectively. As we mention above, a 5 nm nickel layer is deposited in half of the region of the left side and in the full region of the right side. Therefore, not only MIC but also lateral crystallization could be observed in one sample. MIC occurs at this nickel pad region and lateral crystallization spreads from the nickel pad to the middle bridge region. At 500 °C, MILC phenomenon is not observed, which means this temperature isn't high enough to induce lateral crystallization. Otherwise, at 580 °C, lateral crystallization is observed both PECVD and LPCVD case. Figure 3-3 and 3-5 show the optical microscope image of MIC and MILC in vacuum ambient furnace annealing. Figure 3-3 and 3-5 represent the result of PECVD and LPCVD, respectively, similar with figure 3-2 and 3-4. In vacuum ambient condition, MIC and lateral crystallization occur in both the PECVD and LPCVD silicon layers. However, the lateral crystallization speeds of the PECVD and LPCVD silicon layers differ somewhat. With the PECVD silicon layer, only a

small region of the lateral crystallization area was observed; on the other hand, with LPCVD, the rate of MILC is too fast, so that only the crystallized polycrystalline silicon layer is observed. From these results, we can conclude that the LPCVD silicon layer has a faster crystallization rate than the PECVD silicon layer. Also, in vacuum ambient condition, both the PECVD and LPCVD silicon layers have a faster crystallization rate than when in the hydrogen ambient condition.

Figure 3–6 shows the rate of lateral crystallization growth for all 4 samples. The squares represent the PECVD sample and the circles represent the LPCVD samples. The solid squares and circles represent samples with hydrogen ambient furnace annealing and the empty squares and circles represent samples with vacuum ambient furnace annealing. Regardless of temperature, the LPCVD sample in vacuum ambient annealing has the highest lateral crystallization rate and PECVD hydrogen has the lowest lateral crystallization rate. For example, in vacuum ambient condition, the LPCVD silicon samples have more than 75 μm at both 500 ° C and 580 ° C.

In order to determine the main difference between the PECVD and LPCVD silicon layers, we conducted measurements using Fourier

Transform Infrared (FT-IR) spectroscopy. Figure 3-7 shows the FT-IR analysis measurements of the PECVD and LPCVD amorphous silicon layers. In these measurements, we focus on the silicon hydrogen bonding in the amorphous silicon layer. The silicon hydrogen bonding normally appears in area of around 2000 ~ 2100 cm^{-1} in FT-IR measurement. The silicon hydrogen bonding configuration could affect the deposition of the hydrogenated amorphous silicon. For example, among the various types of silicon hydrogen bonding, Si-H bonding is more stable than Si-H₂ and Si-H₃ bonding because it has a higher binding energy. For the deposition temperature case of less than 300 °C, the temperature is the main factor. Between 200 °C and 300 °C, further Si-H bonding occurs in amorphous silicon due to the decomposition of Si-H₂ bonding by thermal energy. However, above 300 °C, the temperature is no longer an important factor for the configuration of silicon hydrogen bonding. In this condition, the deposition method is the main aspect of silicon hydrogen bonding. In this research, PECVD is deposited at 350 °C and LPCVD is deposited at 550 °C; the silicon hydrogen bonding configuration changes according to the deposition method, not according to temperature. In figure 4-7, the red line indicates the

FT-IR spectroscopy peak of amorphous silicon deposited by PECVD. This peak is located at 2000 cm^{-1} . The 2000 cm^{-1} peak represents the Si-H stretching bonding, which means one silicon atom connects with one hydrogen atom. The schematic molecular structure of the Si-H bonding can be observed adjacent to the PECVD peak. Otherwise, the black line refers to the FT-IR spectroscopy peak of the amorphous silicon deposited by LPCVD. This LPCVD TF-IR peak is located in the $2100\text{ cm}^{-1} \sim 2300\text{ cm}^{-1}$ region and could be deconvoluted with two peaks of 2150 cm^{-1} and 2250 cm^{-1} . As can be seen in figure 3-7, the first 2150 cm^{-1} peak (peak 1) represents the Si-H₃ structure and the 2250 cm^{-1} peak (peak 2) represents the oxidized Si-H (O-Si-H) bonding [3.18-3.20].]. The center of peak 1 is 2157 cm^{-1} and the Full Width at Half Maximum (FWHM) is 132.8. The relative peak area is 47.5 % and peak height is 32. The center of peak 2 is 2251 cm^{-1} and the FWHM is 51.8. The relative peak area is 52.49 % and peak height is 91.

MIC and MILC are novel crystallization methods in which a metal catalyst such as nickel or platinum is used. In the MIC and MILC processes, the metal catalyst breaks down the amorphous silicon and rearranges the polycrystalline silicon phase. Therefore, the break

down ratio and speed are important factors of the MIC and MILC speeds. The results shown in figure 3-6 illustrate that the PECVD silicon samples have low MILC speed, which means it is more difficult to break down PECVD amorphous silicon atoms configuration than those of LPCVD. From this result, we assumed that the PECVD amorphous silicon samples have more stable binding energy than the LPCVD sample. Also, the result shown figure 3-7 supports this assumption. As mentioned above, the 2000 cm^{-1} peak is more stable than the $2100\sim 2200\text{ cm}^{-1}$ peak. The general silicon hydrogen bonding configuration is represented in table 3-1, In a vacuum condition, the rate of MILC is faster than in a hydrogen condition. During MIC and MILC, the decomposed silicon atoms need to make NiSi_2 molecules for induce crystallization. However, in the hydrogen annealing condition, making Si-H bonding is easier than Ni-Si bonding; the decomposed silicon atoms therefore carry out further Si-H bonding. Figure 3-8 shows illustration of metal induced crystallization, especially in vacuum ambient (a) and in hydrogen ambient condition (b). During metal induced crystallization, amorphous silicon bonding which has relatively weak bonding than crystal silicon bonding is broken easily during furnace annealing. In case

of vacuum annealing, in figure 3-8 (a), decomposed silicon atoms are commonly connected with nickel atoms to make nickel silicide (Ni-Si₂). However in hydrogen ambient annealing, in figure 3-8 (b), decomposed silicon atoms make silicon hydrogen bonding because the binding energy of Si-H is lower than Si-Ni bonding. (H-Si: 2.17 eV, Ni-Si₂: 3.15 eV). So, if there atmosphere is hydrogen rich condition during annealing, silicon dangling bonds make silicon hydrogen bonding more frequently than silicon nickel bonding. At the high temperature annealing, silicon-hydrogen bonding breaks easier than silicon-nickel bonding, because the dissociation energy of silicon-nickel is 3.37 eV and silicon hydrogen is 3.03 eV. After silicon-hydrogen bonding broken, silicon-nickel bonding is formed and this bonding is more stable than silicon-hydrogen bonding. Therefore, the crystallization rate in hydrogen annealing is slower than in vacuum condition. We could therefore conclude that LPCVD in vacuum ambient annealing condition has the fastest MILC.

3.4 summary

We investigated polycrystalline silicon layers for electronic devices such as TFTs. In this research, we focus on the MIC and MILC rates in hydrogen and vacuum ambient conditions with two different samples: PECVD and LPCVD. The results showed that LPCVD in vacuum condition has the fastest crystallization rate. In the amorphous silicon layer, many types of Si-H bonding occur, and the PECVD and LPCVD samples have different types of bonding; in the PECVD, the Si-H bonding is dominant and in LPCVD, the Si-H₃ bonding is dominant. Because of this distinction, the MIC and MILC rates differ somewhat.




Figure 3–1 (a) schematic image of amorphous silicon layer and its pattern, (b) nickel deposition pattern, (c) result of furnace annealing for 1 hours




Figure 3-2 PECVD amorphous silicon layer annealed (500 °C, 580 °C) in hydrogen ambient




Figure 3-3 PECVD amorphous silicon layer annealed (500 °C, 580 °C) in vacuum condition




Figure 3-4 LPCVD amorphous silicon layer annealed (500 °C, 580 °C) in hydrogen ambient




Figure 3–5 LPCVD amorphous silicon layer annealed (500 °C, 580 °C) in vacuum condition




Figure 3-6 Lateral crystallization growth rate of 4 types of samples at 500 °C and 580 °C




Figure 3-7 FT-IR measurement of PECVD (red line) and LPCVD (black line) amorphous silicon layer




Figure 3–8 Schematic illustration of metal induced crystallization

(a) in vacuum ambient and (b) in hydrogen ambient








Type of Bond	Type of Vibration	● Hydrogen	● Silicon
SI-H	 Stretching 2000 cm^{-1}  Bending 630 cm^{-1}		
SI-H ₂	 Stretching 2090 cm^{-1}  Bending 880 cm^{-1}  Bending 630 cm^{-1}		
SI-H ₃	 Stretching 2150 cm^{-1}  Symmetric deformation 910 cm^{-1}  degenerate deformation 850 cm^{-1}  rocking 630 cm^{-1}		

Table 3-1 Silicon Hydrogen bonding configuration

Chapter 4

Suppression of Leakage Current with Overlap and Off-set Structure at Source-Gate/Drain- Gate Junction on Metal Induced Lateral Crystallization Polycrystalline Bottom Gate Thin Film Transistors

A polycrystalline bottom gate thin film transistor structure cannot be currently fabricated using laser annealing crystallization because doing so causes thermal damage to the metal electrode. In this study, a polycrystalline bottom gate thin film transistor is successfully fabricated using metal-induced lateral crystallization. However, this method results in a relatively high leakage current because metal silicide defects are caused by the metal catalyst. An overlap/off-set structure is applied in this experiment to reduce the leakage current.

The overlap/off-set structure has a lower leakage current than a normal structure, and the overlap/off-set length also affects the electrical properties of the transistor. In this experiment, the subthreshold slope is also improved in a relative sense. Therefore, metal-induced lateral crystallization can be applied to produce a bottom gate structure in polycrystalline silicon transistors, and this method can be used to develop a manufacturing system for use in the liquid crystal display industry.

4.1 Introduction

Recently, polycrystalline silicon Thin Film Transistors (TFTs) have been further developed by investigating the use of Active Matrix Organic Light Emitting Diode (AMOLED) technology in transparent or foldable displays [4.1–4.4]. Amorphous silicon TFTs have a quite low field effect mobility of less than $1\text{--}2\text{ cm}^2/\text{Vs}$, and polycrystalline silicon TFTs have field effect mobility of $100\text{--}200\text{ cm}^2/\text{Vs}$, which is sufficiently high to operate as driving and switching transistor in AMOLED devices [4.5]. To achieve a phase transform from an amorphous phase to a polycrystalline phase, the crystallization process must be added as a fabrication process. Until now the several crystallization methods have been developed, including Solid Phase Crystallization (SPC) [4.6, 4.7], Excimer Laser Annealing (ELA) [4.8, 4.9], Metal-Induced Lateral Crystallization (MILC) [4.10, 4.11], etc. Of these, ELA has been widely used in industry, but there are still many serious disadvantages to doing so. For instance, ELA uses an expensive XeCl laser that results in a high manufacturing cost for AMOLED displays, and the laser scanning process results in non-uniformity due to the liquid-solid phase transformation. In

terms of the structure, ELA cannot produce a bottom gate structure that is common in Liquid Crystal Display (LCD) devices because metal gate damage is caused during laser scanning. Even if SPC does not use a laser scanning process, it cannot be used for display fabrication due to the high crystallization temperature that causes thermal damage on the glass substrate.

In our research group, we have investigated the production of bottom gate polycrystalline silicon TFTs for use in LCD product lines without the need to construct new facilities. SPC and ELA both have critical problems in producing commercial devices due to the high crystallization temperature and the laser scanning process that each respectively require. In 1996, the MILC process was introduced [4.10] as a crystallization method that uses a metal catalyst at a temperature below 550 °C. MILC has advantages in overcoming the limitations of SPC and ELA. However, the main drawback of using MILC to produce TFTs is that it results in a relatively high leakage current, which is an important operating parameter for TFTs. This high leakage current is caused by metal silicide contamination in the TFT channel area that results from the metal used as the catalyst during crystallization. The metal silicide produced during

crystallization exists as a defect in the active area [4.12], and moreover, it is impossible to produce a polycrystalline grain of uniform size during the MILC process. This means that the grain boundary is formed during crystallization, and defects from the metal silicide are segregated at the grain boundary with a defect energy level also existing in the forbidden region of the bandgap. As a result, a relatively high leakage current occurs as opposed to those of devices fabricated using SPC and ELA [4.13–4.16].

The mechanism that produces the leakage current is quite different from that for the on-current. The on-current flows due to carrier diffusion through the channel region when an electrical field is applied as a gate voltage. In contrast, the leakage current is caused by generation and recombination of free carriers at the metal silicide defect sites. There are two ways to reduce the leakage current.

- (1) Develop a new TFT structure to reduce the defect states.
- (2) Carry out a defect free process through electrical or chemical modification.

In this study, we investigated the production of a modified bottom gate structure decrease leakage current (as an example of option (1) above), and this method produces overlap/off-set MILC poly bottom

gate TFTs. A Lightly Doped Drain (LDD) structure has been studied for a long period of time due to the reduction in the leakage current [4.17–4.23]. A comparison with the LDD reveals that the overlap/off-set structure has unique area that as a non-doped intrinsic region exactly between the gate and the source or drain. This novel MILC poly bottom gate structure can effectively reduce the leakage current.

4.2 Experiment

We applied the inverted staggered bottom gate structure that is commonly used in the LCD industry. The glass substrate used is the Corning Eagle XG glass (0.63t). A 100nm thick SiO₂ buffer layer was deposited on the glass substrate via Plasma Enhanced Chemical Vapor Deposition (PECVD) at a temperature of 350 °C. Molybdenum tungsten (MoW) as a gate electrode was deposited via sputtering on the buffer layer at 300 °C, and photolithography and wet etching were applied to pattern the gate electrode. After etching, the samples were cleaned using Isopropyl alcohol (IPA) to remove the remaining etchant at the corner of the patterns. Both the gate insulator and a silicon layer were deposited via PECVD at 350 °C. 100 nm of silicon nitride were deposited using NH₃, Ar and SiH₄ gas mixture, and a 100 nm amorphous silicon layer was deposited using SiH₄ gas only.

To make an etch stopper, 100 nm of silicon oxide were deposited on an amorphous silicon layer using PECVD with a SiH₄, Ar and N₂O gas mixture. In particular, the etch stopper was etched using a Buffer Oxide Etchant (BOE) solution in a wet etching method, and in this process, the overlap and off-set area was defined by shifting the

etch stopper. Then, the p+ doping layer is deposited using PECVD with a SiH₄, B₂H₆ gas mixture at 350 °C. The dry etching method was applied to produce an active layer and a separation region using Reactive Ion Etching (RIE). 5 nm layer of nickel was deposited on the amorphous silicon layer to produce nickel silicide, which is used as catalyst during crystallization. 2 hours of furnace annealing was then applied in a vacuum for MILC, and another 2 hours of furnace annealing were carried out in hydrogen ambient for dopant activation and hydrogen passivation. The electrical properties were measured using an Agilent System.

All of the fabrication processes were carried out in a 1000-class clean room. Figure 4-1 shows a schematic of the overlap/off-set structure performed in this experiment. Figure 4-1 (a) corresponds to the source-gate area, and Figure 4-1 (b) corresponds to the drain-gate area. In the case of the top gate MILC TFTs, LDD, Gettering [4.24], and Seed Induced Lateral Crystallization [4.25] were applied to reduce the leakage current, which is caused by the nickel silicide defects. During fabrication, the ion implantation or ion mass doping method is not used for the MILC bottom gate, and instead, PECVD p+ layer is deposited for the doped source/drain

region. Therefore, it is difficult to apply an LDD structure. In this experiment, the overlap/off-set structure was performed using an etch stopper shift. The main part distinguishing it with the LDD structure is the overlap/off-set that has a completely intrinsic region between the gate and source or gate and drain.

4.3 Results and Discussion

We produced bottom gate polycrystalline TFT devices without laser crystallization. Figure 4–2 (a) shows the drain current as a function of the gate voltage. The gate voltage sweeps from -15 V to 5 V, and the drain voltage is fixed at 0.1 V. When compared with conventional top gate MILC TFTs, the bottom gate has an improved quality in the slope, mobility and minimum level of the leakage current. However, this conventional bottom gate MILC TFT has a high leakage current with a positive gate voltage increase (which is called a pinning current). The high positive gate voltage means that there is a turn off voltage in the TFTs operation, so an increase in the positive gate voltage results in an increase in the electric field between the drain and gate, causing more generation of free carriers in the metal silicide defect state [4.12].

The overlap/off–set structure is investigated in this paper to produce a low pinning current. Figure 4–2 (b) shows the electrical measurements of the overlap/off–set structure in the bottom gate MILC TFTs. The filled circle represents the source off–set structure, which means that the doping area in the source region is separated

with the gate metal, as shown in Figure 4-1. On the other hand, an empty circle represents the drain off-set structure. Compare with the source off-set and drain off-set structure, V_{th} and the subthreshold slope are constant regardless of the structure. The mobility ($205, 170 \text{ cm}^2/Vs$, respectively) is high enough to operate devices in both structure. The on-current value is quite similar, regardless of the off-set area, but the off-current is considerably different as an off-set region.

As mentioned above, the leakage current mechanism is quite different from that of the on-current. The on-current is a result of carrier flow from the source to the drain, through the channel. The leakage current is also due to carrier movement, but the carriers in this case are not from the source or drain but rather from the defect state, such as from the interface fixed charge and the metal silicide defect. The leakage current is thus generated using three kinds of mechanisms: thermal activation, trap generation in the forbidden band gap, and tunneling. Polycrystalline silicon layer is not a single crystal, so during crystallization, there must be excited grain boundaries at the interface of the crystallized regions, which are amorphous areas. The lowest leakage current level is affected by carrier generation in

the trap state in the bandgap forbidden region (second mechanism of leakage current generation). The pinning current is to with tunneling between the drain and the gate (third mechanism of leakage current generation). In the case of the drain off-set structure, the minimum leakage current level and pinning current are lower than the source off-set structure. Therefore, the drain off-set structure has enhanced electrical properties when compared to the source off-set structure, especially in the reverse operation region.

Figure 4-3 (a) shows an optical microscopy image of the overlap/off-set structure with four kinds of different off-set lengths: 0, 1, 2 and 3 μm . The overlap/off-set length effect is investigated, and the overlap/off-set region is defined with silicon oxide etch stopper etching and shifting above the channel area. In Figure 4-3 (b), the black line is 0 μm , red is 1 μm , blue is 2 μm and green is 3 μm for the electrical characteristics of the drain off-set structure. If an overlap/off-set structure is not applied, then the highest pinning current value is observed, as we can see with the black line in the graph. This means that it is necessary to fabricate an MILC bottom gate TFTs with overlap/off-set structure to reduce the leakage current. In the case of 2 μm overlap/off-set structure, it show the

most enhanced electrical characteristics comparing with others. In Table 4-1, the detailed electrical properties are shown for several length of overlap/off-set structure. Comparing with the 1 μm overlap/off-set structure, that with 2 μm has a wide depletion region between the doped drain area and channel area. This depletion region have n-type properties with positive gate voltage. As mentioned above, tunneling is the main reason for the pinning current, so a longer off-set length results in lower pinning current values. However, when the TFT is fabricated with 3 μm of overlap/off-set, it has a higher leakage current and a pinning current than with the 2 μm structure. Therefore, there should be an optimum off-set length in this bottom gate structure (in this case 2 μm). With a longer off-set length than 2 μm , the depletion region is so wide that it results in an increase in the resistance between the drain and the channel. Moreover, if the depletion region between the drain and the channel becomes wider, the tunneling current is not only reduced but free carrier generation is also induced by the metal silicide defect in the polycrystalline silicon layer.

In order to remove the free carrier effect on the leakage current, electrical stress is applied before measurement [4.14]. Detailed

condition of electrical stress is explained in ref. [4.14]. Figure 4-4 (a) shows the electrical characteristic of various overlap/off-set lengths under electrical stress. Without electrical stress, it is difficult to investigate a pure overlap/off-set length effect because free carriers are generated from the bulk polycrystalline silicon layer and between silicon and gate insulator interface. The inner graph in Figure 4-4 (a) shows the subthreshold region to investigate the subthreshold slope with different overlap/off-set lengths. The subthreshold slope increases as the overlap/off-set length becomes wider (0.18, 0.18, 0.22, 0.24). Figure 4-4 (b) shows the subthreshold slope and the pinning current as a function of the overlap/off-set length with electrical stress. When the overlap/off-set length increased, the pinning current was reduced. On the other hand, the subthreshold slope declined. If the overlap/off-set region increased, the depletion region between the gate and drain also expanded and the pinning current is continuously decreased. It means free carriers from the defect center is removed by electrical stress. Table 4-2 indicate the electrical properties with electrical stress in overlap/off-set structure.

4.4 Summary

In this work, we produced MILC polycrystalline bottom gate TFTs with low leakage and low pinning current values due to an overlap/off-set source/drain structure with electrical stress. With etch stopper shift, this new structure could be fabricated easily. Moreover, the overlap/off-set length also affected the electrical properties of the TFTs. These characteristics are adequate to operate AMOLED and flexible display devices.




Figure 4–1 Schematic image of overlap/off–set structure bottom gate TFTs (a) at source region and (b) at drain region




Figure 4-2 (a) I-V characteristics of MILC bottom gate TFTs, (b) I-V characteristics of drain off-set structure (empty circle) and source off-set structure (filled circle)




Figure 4-3 (a) Microscope optical image of overlap/off-set region at channel area (b) I - V characteristics with various drain off-set length (from 0 to 3 μm)




Figure 4-4 (a) Drain current as a function of gate voltage with various overlap/off-set length (b) Sub-threshold slope and pinning current as a function of overlap/off-set length

	0 μm	1 μm	2 μm	3 μm
V_{TH} (V)	-5	-5	-5	-5
Slope (V/dec)	0.18	0.19	0.21	0.19
Mob. (cm^2/Vs)	188	186	170	218
I_{ON} (10^{-6})	2.69	2.74	2.72	3
I_{OFF} (10^{-12})	2.81	1.35	0.46	8.6

Table 4-1 Detail electrical properties of Bottom gate MILC poly-Si TFT with various drain off-set

	0 μm	1 μm	2 μm	3 μm
V_{TH} (V)	-5	-5	-5	-5
Slope (V/dec)	0.18	0.18	0.22	0.24
Mob. (cm^2/Vs)	196	196	171	213
I_{ON} (10^{-6})	2.67	2.92	2.65	2.99
I_{OFF} (10^{-12})	1.99	1.48	0.87	1.31

Table 4-2 Detail electrical properties of Bottom gate MILC poly-Si TFT with various drain off-set under electrical stress

Chapter 5

Direct/Indirect Contact between Channel Inversion Layer and Doped Source/Drain region on Metal Induced Lateral Crystallization Polycrystalline Silicon Bottom Gate TFTs

Top gate-structured thin film transistors have a channel inversion region that is directly connected to the doped source/drain area. This stands in contrast with normal bottom gate-structured thin film transistors that have a channel inversion region on the downward facing side of the silicon layer regardless of the crystallinity. In this experiment, we fabricate a bottom gate thin film transistor with a direct contact junction between the channel inversion layer and the doped source/drain area and subsequently analyze its electrical properties. The leakage current of the indirect contact structure is

lower than that of a direct contact structure, and we calculate the variation in the specific contact resistance according to differences in the intrinsic silicon thickness in order to confirm the effect that the intrinsic silicon thickness has on the bottom gate direct/indirect contact structure.

5.1 Introduction

The characteristics of thin film transistors (TFTs) have a significant influence on the fabrication of high-performance display devices [5.1, 5.2]. Nowadays, the mainstream display industry has moved away from using Cathode Ray Tube (CRT) displays to both Liquid Crystal Displays (LCD) [5.3, 5.4] and Active Matrix Organic Light Emitting Diode (AMOLED) [5.5, 5.6] displays, called Flat Panel Display (FPD). As such, TFT technologies are indispensable to further improve display devices [5.7–5.9]. TFTs can be fabricated using two different structures, the so-called ‘top gate’ and ‘bottom gate’ structures. The bottom gate structure is used in most LCD devices that are produced for the display market because metal electrodes can block the back light during operation. In addition, TFTs act as a switching element in the LCD device, and amorphous silicon has adequate properties to operate such TFTs. However, AMOLED displays and High-Definition (HD) LCD [5.10, 5.11] require the use of high-performance devices, so the polycrystalline silicon layer with a top gate structure is generally used. The bottom gate structure cannot be applied because the metal electrode can be damaged and

deformed during laser crystallization in the Excimer Laser Annealing (ELA) [5.12–5.15] process.

To date, various silicon crystallization methods have been investigated and developed, including the commonly-used Solid Phase Crystallization (SPC) [5.16–5.18] and ELA. However, SPC cannot be applied in display fabrication due to the crystallization temperature. SPCs needs a high temperature of about 900 ° C, which is higher than the melting point of a glass substrate (600 ° C). In 1992, the ELA process was first presented as a crystallization method that makes use of the excimer laser scanning process [5.19]. Although a glass substrate can be used in the ELA process, there are some disadvantages to doing so, including the non-uniformity resulting from the laser scanning process, rough surface due to a liquid–solid phase transformation, and the need for expensive laser equipment. Moreover, the bottom gate structure cannot be applied to produce TFTs from a structural point of view because, as we briefly mentioned, the metal electrode can be damaged.

This means that if we the bottom gate structure can be applied with polycrystalline silicon, manufacturing facilities used for LCD fabrication could be employed to produce other advanced display

devices, such as AMOLED displays. Our research group has investigated the feasibility of producing polycrystalline silicon TFTs intended for LCD products without the need for new facilities. In 1996, Metal Induced Lateral Crystallization (MILC) was introduced as a crystallization method that makes use of a metal catalyst at a temperature below 550 ° C [5.20]. Thus, it is possible to fabricate large-area display devices on a glass substrate regardless of the TFT structure.

The difference between the top gate and bottom gate structures is not only the position of the metal electrode. In the case of the top gate structure, the channel inversion layer is produced at the top of the active silicon layer, and it creates a direct junction with the doped source/drain region. In the case of the bottom gate, the channel inversion layer is produced at the bottom of the silicon layer, and it creates an indirect junction due to the existence of an intrinsic silicon layer between the doped region and the channel inversion area. Therefore, we fabricate an indirect contact as well as a direct contact structure for the bottom gate TFTs of this study, and we analyze the electrical properties of the TFTs with direct/indirect contact between the channel inversion and the doped source/drain region.

5.2 Experiment

Figure 5–1 shows a comparison of the fabrication flow for an Indirect Junction TFT (IJ–TFT) and a Direct Junction TFT (DJ–TFT) structure. The red arrow on the left side indicates the schematic for the IJ–TFT structure fabrication flow, and the blue arrow on the right side is for the DJ–TFT fabrication flow. A 300–nm silicon oxide (SiO_2) buffer layer is deposited on a glass substrate (Corning Inc. Eagle XG, 106 mm x 106 mm) via Plasma Enhanced Chemical Vapor Deposition (PECVD) with a SiH_4 , Ar, and N_2O gas mixture to block impurity diffusion. Thereafter, 300–nm of molybdenum tungsten ($\text{Mo}_{0.9}\text{W}_{0.1}$) are deposited as the metal electrode layer via sputtering. The deposition temperature is set to room temperature with a deposition rate of about 100 nm/min. The metal electrode is etched using photolithography with $\text{H}_3\text{PO}_4 + \text{CH}_3\text{COOH} + \text{HNO}_3 + \text{H}_2\text{O}$ etchant.

A 100–nm of silicon nitride (SiN_x) as a gate insulator is deposited via PECVD using a SiH_4 , Ar, and NH_3 gas mixture at 350 ° C, and the deposition rate is of about 20 nm/min. A 50–nm amorphous silicon layer is deposited on the gate insulator via PECVD using a non–

vacuum breaking process at 350 ° C with SiH₄ gas for 5 minutes. 10-nm of SiO₂ are deposited as the etch stopper layer via PECVD at 350 ° C. The next process consists of an etching step, and in this process, we are able to distinguish the structure for each of the IJ-TFT and DJ-TFT. In the IJ-TFT, the etch stopper is etched only with Buffer Oxide Etchant (BOE), otherwise in the DJ-TFT, not only the etch stopper but also an amorphous silicon layer is etched via Reactive Ion Etching (RIE) with SF₆ and O₂ gas at room temperature. After etching, a 300nm p+ amorphous silicon layer is deposited via PECVD using SiH₄ and B₂H₆ gases, and the p+ amorphous silicon layer, intrinsic amorphous silicon and gate insulator layer are etched via RIE. A 5 nm nickel layer is then deposited on the source and drain area for the MILC process via sputtering at room temperature. Finally, furnace annealing in a vacuum is administered for 2 hours and in a hydrogen atmosphere for 1 hour. The electrical properties were then measured using an Agilent System, and all of the fabrication processes were carried out in a 1000-class clean room.

5.3 Result & discussion

Figure 5–2 shows the drain current as a function of the gate voltage for both the (a) IJ–TFT TFT and (b) DJ–TFT TFT. The drain voltage is set to -0.1 V, -1 V, -2 V, -3 V and -4 V in this measurement, and the gate voltage is swept from -20 V to 5 V. The intrinsic silicon layer is 50 nm thick, and the $p+$ doped silicon layer is 300 nm thick. The IJ–TFT structured TFTs have slightly higher current and lower leakage current than the DJ–TFT. Otherwise, the subthreshold slope and threshold voltage is constant regardless of the structure. Figure 5–2 (c) shows the leakage current, and the pinning current changes as a function of the drain voltage from 0.1 V to 4 V. A comparison of these two structures reveals that the leakage current and pinning current for the IJ–TFT is lower than that for the DJ–TFT. The pinning current is defined as the leakage current when a high reverse bias gate voltage is applied. In this experiment, the pinning current is measured as the current when the gate voltage is 5 V. Figure 5–2 (d) shows the change in the on/off ratio as a function of the drain voltage. The change in the on/off ratio is similar to that of the leakage current. These results indicate that a lower leakage

current and the larger on/off ratio are a result of the difference in the structure. Figure 5-3 presents a side view schematic for the (a) IJ-TFT and (b) DJ-TFT to analyze the effect of the structure on the electrical characteristics. As mentioned above, the main point to distinguish the IJ-TFT and DJ-TFT is the existence of an intrinsic layer under the source/drain region, and the carriers flow from the source to the drain through the channel area. In the case of the IJ-TFT, the carriers pass not only the inversion channel area but also intrinsic region to arrive source/drain region. At this time, the intrinsic silicon layer act as a depletion region, so the free carriers that are generated cannot go through the barriers through tunneling, and therefore, the pinning current is reduced.

In contrast, for the DJ-TFT, the carriers pass only the channel inversion area, so the energy band diagram between the source/drain and the channel area exhibits a sharp curve. In the case of the MILC polycrystalline silicon top gate structure with direct contact, the high leakage current and the pinning current are the main limitations to their use in display devices. Therefore, another structure has to be applied to reduce the leakage current, such as a Lightly Doped Drain (LDD) structure, and an additional mask needs to be fabricated.

However, the indirect contact of the bottom gate-structured TFTs acts like an LDD structure without the need for an additional mask.

We assume that the intrinsic layer plays an important role in the electrical properties of the TFT, so effect that the thickness of the intrinsic layer has is investigated with three different samples (50 nm, 100 nm, 200 nm). Figure 5-4 (a) graphs the measurements obtained for the electrical properties with different intrinsic thicknesses for both the IJ-TFT and DJ-TFT. The black lines represent the results for the 50-nm intrinsic silicon layer, the red lines represent that of the 100-nm intrinsic layer, and the blue lines represent that for 200 nm. The dashed lines are the results for the IJ-TFT, and the solid lines are those for the DJ-TFT. The leakage current continuously increase as the thickness of the intrinsic layer increases. The defect density in the channel layer increases because the grain boundary and the trap state at the center of the defects increase as the intrinsic silicon layer thickness increases. With an intrinsic silicon layer that is 50 nm thick, the on-current and off-current almost have similar values, which means that the 50-nm thickness is not sufficient to have an effect on the operation of the TFTs. However, a thick intrinsic silicon layer effects changes on the

on-current and off-current. In particular, an intrinsic layer of 200 nm results in a dramatic reduction of the on-current of the IJ-TFT relative to that of the DJ-TFT. In addition, the increase in the leakage current in the DJ-TFT is also larger than that of the IJ-TFT due to the free carrier generation. Figure 5-4 (b) shows the change in the on-current and off-current as a function of the intrinsic silicon thickness. We can easily assume that this phenomenon has been caused by the effect of the intrinsic silicon layer.

We explain the effect of the intrinsic silicon layer by calculating the specific contact resistance [5.21-5.23] of each structure. Figure 5-5 (a) shows the specific contact resistance calculated for the four different intrinsic silicon layer samples (0 nm, 50 nm, 100 nm and 200 nm) with a fixed a 300 nm p+ doped silicon layer. The specific contact resistance increases as the thickness of the intrinsic layer increases. Figure 5-5 (b) shows the specific contact resistance and on-current as a function of the intrinsic silicon layer thickness, and the behavior of the specific contact resistance and on-current can be seen to be exactly opposite. Although the on-current is collected at the source/drain region, it is hard to collect carriers diffused from channel inversion area due to the high specific contact resistance.

Therefore, a thick intrinsic silicon layers results in a marked decrease in the on-current due to the relatively higher specific contact resistance.

5.4 Conclusion

In this research, we have fabricated indirect (IJ-TFT) and direct (DJ-TFT) contacts between channel inversion layers and the doped source/drain region. We measured the electrical properties for these TFTs with different structures. The indirect contact structure results in TFTs with a higher on-current and lower leakage current than those obtained with a direct contact structure. These results suggest that the intrinsic silicon layer under the doped source/drain region has an effect on the electrical properties. We experimented with intrinsic silicon layers of different thicknesses and can conclude that a thicker silicon layer results in a low on-current and a high leakage current. This deterioration in the electrical properties can be explained by the specific contact resistance. If the intrinsic silicon layer is 200 nm thick, the specific contact resistance is 3–4 times higher than when there is no intrinsic layer. Therefore, even if the direct contact structure is similar as the top gate structure, the indirect structure exhibits better electrical characteristics.




Figure 5-1 Schematic image of fabrication flows of bottom gate polycrystalline silicon thin film transistors with direct junction structure (right side, blue arrow) and indirect junction structure (left side, red arrow)




Figure 5-2 The electrical properties of IJ-TFTs (a) and DJ-TFTs (b). (Drain voltage is increased from -0.1 V to -4 V: -0.1 V - Black line, -1 V - Red line, -2 V - Green line, -3 V - Blue line, -4 V - Violet line), (c) the leakage current and pinning current density of DJ-TFTs and IJ-TFTs as a function of drain voltage, (d) the on/off ratio of DJ-TFTs and IJ-TFTs as a function of drain voltage




Figure 5–3 Side view schematic image for the IJ–TFT and DJ–TFT and its current flow from channel area to source/drain region.




Figure 5-4 The result of (a) electrical properties of IJ-TFT and DJ-TFT with various thickness of intrinsic silicon layer between a doped source/drain and a gate insulator layer, (b) on/off current density as a function of intrinsic silicon layer thickness.




Figure 5-5 (a) Schematic four kinds of samples used in this experiment and calculated specific contact resistance, (b) specific contact resistance and on current density as a function of intrinsic silicon layer thickness

Edge cut process for reducing Ni content at channel edge region in metal induced lateral crystallization Poly-Si TFTs

Abstract Nickel silicide is main issue in Polycrystalline silicon Thin Film Transistor (TFT) which is made by Metal Induced Lateral Crystallization (MILC) method. This Nickel silicide acts as a defect center, and this defect is one of the biggest reason of the high leakage current. In this research, we fabricated polycrystalline TFTs with novel method called Edge Cut (EC). With this new fabrication method, we assumed that nickel silicide at the edge of the channel region is reduced. Electrical properties are measured and trap state density also calculated using Levinson & Proano method

6.1 introduction

In the past few decades, Liquid Crystal Displays (LCDs), which consist of amorphous silicon thin film transistors (TFTs), have led the display market. However, with the requirement for flexible [6.1] and foldable [6.2] displays, it is natural that the Active Matrix Organic Light Emitting Diode (AMOLED) would be developed. To make a more precise high resolution display, it is necessary that innovative material TFTs possess high field effect mobility [6.3] and low leakage current [6.4]. Compared with an amorphous silicon TFT in an LCD, poly silicon TFTs have a high enough field effect mobility. To make enhanced poly silicon TFTs, it is important to make a good quality poly silicon layer. There are several ways of converting amorphous silicon to a poly silicon layer, such as Solid Phase Crystallization (SPC) and Excimer Laser Annealing (ELA) [6.5]. Currently, near-commercial grade poly silicon TFTs have been made by ELA technology. But this ELA technology needs a scanning process, which causes an overlap problem in fabrication [6.6]. Also the laser is expensive in initial development cost and there is a

uniformity problem caused by overlap scan of laser. The SPC method cannot be used to make an AMOLED display, because of the fabrication temperature. In order to make an SPC poly silicon layer, the process temperature has to be higher than 900 °C, but the melting point of glass substrate is around 600 °C. On the other hand, Metal Induced Lateral Crystallization (MILC) was investigated in 1996 [6.7], without any scanning process or extremely high temperature process [6.8]. It means that there is no limitation of substrate with MILC technology. However, the biggest obstacle in the MILC process is the relatively high metal contamination at the grain boundary, which leads to high leakage current and results in device degradation. Nickel is used just as a catalyst to induce crystallization, so nickel contamination in the channel region is not too much, except at the edge region. This nickel silicide is well known as a main factor that causes reliability degradation and performance degradation [6.9–6.11].

6.2 Experiment

In this research, we fabricated two types of MILC polycrystalline silicon TFTs with self-aligned coplanar structures, to compare the effect of nickel silicide at the channel edge area. The first one is called 'Normal' and second is 'Edge Cut' (EC). The main difference between these two TFTs is the crystallization process. For device fabrication, a 100 nm silicon oxide (SiO_2) buffer layer was deposited on an Eagle XG glass substrate by Plasma Enhanced Chemical Vapor Deposition (PECVD) at 350 °C. Thereafter an 100 nm amorphous silicon layer was deposited by Low Pressure Chemical Vapor Deposition (LPCVD) using SiH_4 gas at 500 °C. After the LPCVD process, three further steps were followed, which were active patterning, nickel deposition and crystallization. In the Normal case, and after LPCVD deposition, the active pattern was defined by photolithography and Reactive Ion Etching (RIE) using SF_6 and Ar mixed gas. A 5 nm nickel film was deposited on both sides of the channel area, using the lift-off method. Furnace annealing was

carried out at 550 °C for crystallization, for two hours in H₂ ambient. Figure 1 (a) shows three steps for the Normal TFT. It shows that after crystallization, the nickel silicide was segregated at the channel edge region because of the fixed channel area. The nickel silicide could not spread beyond the channel area. Figure 1 (b) is the Edge Cut process. After LPCVD deposition, the nickel film was deposited first. Thereafter, furnace annealing was carried out for crystallization. During crystallization, the nickel silicide could spread freely due to the non-fixed channel area. After crystallization, the active pattern was defined, the same as for the Normal process. In the case of the Edge Cut TFT process, the amount of nickel silicide at the channel edge region is reduced. A 100 nm gate insulator was deposited by PECVD using SiH₄ and NH₃ gases at 350 °C. A 200 nm molybdenum tungsten (MoW) film was deposited by sputtering for gate electrode. The gate electrode was etched by H₃PO₄, CH₃COOH, HNO₃ and H₂O mixed solution, by photolithography method. The gate insulator was etched by RIE. In order to define the source/drain junction, the samples were doped by an ion mass doping (IMD) system using B₂H₆ source gas diluted with 80% of H₂ gas. The accelerating voltage and

RF power were 17 keV and 150 W, respectively. The electrical properties were measured by Agilent System. The entire fabrication process was carried out in a 1000–class clean room.

6.3 Result and Discussion

In Figure 1 we could assume that there is more nickel silicide in the Normal case than in the EC case at the edge of the channel region in the 'Normal' case at the edge of the channel region. With a getter layer we could see the nickel silicide distribution in the polycrystalline silicon layer. Figure 2 shows the gettering image and optical image after the gettering process. On the polycrystalline silicon layer, a 50 nm amorphous silicon layer was deposited by PECVD at 350 °C. With furnace annealing at 550 °C for one hour, nickel silicide spread up with crystallization. In the microscope optical image in Figure 2, the white region is the polycrystalline region, which is caused by nickel silicide spreading up, and the black region is an amorphous region due to the nickel silicide free area. Even though the getter layer has two distinct areas, it doesn't mean that the bottom silicon layer is partially crystallized. It shows the distribution of nickel silicide in the polycrystalline silicon layer. Especially at the channel edge region, the whole area was crystallized, which means the nickel silicide is segregated at this edge. We could

easily reduce the nickel silicide by removing the nickel silicide segregated edge region.

Figure 3 shows the electrical characteristics of the Normal and EC TFTs. This graph shows drain current as a function of gate voltages. The TFTs have 10 μm width and 10 μm length and gate voltage is changed from -35 V to 10 V . Two drain voltages were applied: 0.1 V and 2 V . The black filled line represents the Normal polycrystalline silicon TFT and the white filled line is the EC polycrystalline silicon TFT. The main difference between the Normal and EC TFTs is their leakage current values. The Normal TFT has $7.66 \times 10^{-11}\text{ A}$, while the EC TFT has $1.93 \times 10^{-11}\text{ A}$. And the On current is also higher in the EC TFT (at $6.89 \times 10^{-5}\text{ A}$ compared to $5.19 \times 10^{-5}\text{ A}$ in the 'Normal' TFT). This electrical improvement is caused by the reduction in nickel silicide at the channel area. It was reported that the main reason for leakage current in the MILC polycrystalline TFTs in the reverse bias region is the trap states that are generated by nickel silicide in the channel region. In our novel fabrication method, the amount of nickel silicide is reduced, so leakage current is also reduced. Figure 4 shows the calculated trap density at the grain boundary, using the Levinson and Proano method [6.12, 6.13]. The

grain boundary potential barrier height is related to the carrier concentrations inside the grain and the trapping states located at the grain boundaries. Based on this consideration, the amount of trap state density (N_t) can be extracted from the current–voltage characteristics of poly–Si TFTs. Grain boundary trap density could be calculated at low drain voltage with a gate voltage which is higher than the threshold voltage. The slope gained from $\ln [I_D/(V_G - V_{FB})]$ as a function of $1/(V_G - V_{FB})^2$ graph, is used for the trap density calculation. Equation (1) is induced by considering the mobility under a low gate voltage

$$I_D = \mu_0 C_{ox} \frac{W}{L} (V_G - V_{FB}) V_D \exp\left(-\frac{q^2 N_t^2 \sqrt{\epsilon_{ni} \epsilon_{si}}}{C_{ox}^2 (V_G - V_{FB})^2}\right) \quad (6.1)$$

From this equation (6.1) we can extract equation (6.2), which expresses the trap density.

$$N_t = \frac{C_{ox}}{q} \sqrt{|Slope|} \quad (6.2)$$

where ϵ_{Si} and ϵ_{ni} are the Si and SiN_x dielectric constants, respectively.

The flat band voltages V_{FB} were defined as the gate voltage that yields the minimum drain current at a drain voltage of -0.1 V. The

result shown is that the grain boundary trap density is decreased when the 'Edge Cut' process is applied.

6.4 conclusion

In this report, we focus on the nickel silicide at the edge of the channel region, which is the main area of a TFT's electrical properties.

The nickel silicide contamination in the channel region is reduced with the EC process, which is a small change to the fabrication process compared with the 'Normal' MILC poly silicon TFT fabrication process. To prove our assumption, we capture the optical images of the MILC process, measure the electrical performance of both our Normal and EC TFTs, and calculate the grain boundary trap density using the Levinson and Proano method.




Figure 6-1 Schematic image of nickel silicide segregation of (a) 'Normal' MILC poly silicon channel and (b) 'Edge Cut' MILC poly silicon channel.




Figure 6-2 Gettering process and microscope optical image of after gettering.




Figure 6-3 Electrical characteristics of normal and edge cut thin film poly silicon transistor at 0.1 and 2 V.




Figure 6-4 Levinson & Proano method to calculate trap state density (N_t) from the current-voltage characteristics

Chapter 7

Conclusion

Metal Induced Lateral Crystallization (MILC) has been investigated for fabricating polycrystalline silicon Thin Film Transistors (TFT). Until now, top gate structure TFTs are manufactured and fabricated for Active Matrix Organic Light Emitting Diode (AMOLED) because of crystallization issue. Excimer Laser Annealing (ELA) crystallization is used for polycrystalline silicon layer in commercial area. ELA need high energy laser exposure step, and this exposure induced thermal damage if there is metal layer below amorphous silicon layer. So before we fabricate bottom gate structure polycrystalline silicon TFTs, we have to find out appropriate crystallization method such as MILC process.

For fabrication of top gate structure polycrystalline silicon TFTs with MILC crystallization process, the furnace annealing at 550 °C in

hydrogen ambient is used with Low Pressure Chemical Vapor Deposition (LPCVD). However, in case of Plasma Enhanced Chemical Vapor Deposition (PECVD), crystallization is not observed in hydrogen ambient annealing process. The vacuum annealing process is need for crystallization of PECVD amorphous silicon layer. The silicon hydrogen bonding configuration of LPCVD and PECVD is measured using Fourier Transform Infrared spectroscopy (FT-IR). The results shows that LPCVD has Si-H₃ bonding and PECVD has Si-H bonding mainly. The Si-H bonding has higher bonding dissociation energy than Si-H₃ bonding. Our group research the PECVD crystallization process, because of bottom gate structure. In order to fabricate the bottom gate structure, LPCVD silicon layer cannot be used because of high deposition temperature.

Using PECVD amorphous silicon layer, bottom gate structure MILC polycrystalline silicon TFTs has been fabricated. The main drawback of MILC polycrystalline silicon layer is metal contamination. MILC need metal catalyst such as nickel and aluminum, so remained metal contamination is inevitable phenomenon. This metal acts as defect center which induce relatively high leakage current because of free carriers. In order to reduce leakage current of bottom gate structure,

we applied two kinds of structure which is called "overlap/off-set structure" and "direct/indirect structure".

1) overlap/off-set structure

With shifting of etch stopper, overlap/off-set structure could be fabricated. To investigate effect of off-set length, for kinds of samples are fabricated ($1\mu\text{m}$, $2\mu\text{m}$, $3\mu\text{m}$ and $4\mu\text{m}$). With $2\mu\text{m}$ off-set structure at drain region has the lowest leakage current.

2) direct/indirect structure.

Unlike top gate structure, bottom gate has indirect junction between doped source/drain region and channel inversion layer. In this experiment, direct junction structure is fabricate and measured electrical properties to compare with indirect junction structure. With direct junction structure, relatively high leakage current is obtained, however, with thick intrinsic silicon layer, operation current of indirect junction is decreased dramatically.

Therefore, bottom gate structure MILC polycrystalline silicon TFTs is fabricated with PECVD amorphous silicon layer in vacuum ambient furnace annealing. In order to overcome high leakage current which is induced from metal defect center, overlap/off-set and

direct/indirect structure is investigate. From this result, bottom gate TFTs could be used for manufacturing of AMOLED.

Bibliography

Chapter 1

[1.1] A. A. S. Sluyterman, E. P. Boonekamp, Architectural Choices in a Scanning Backlight for Large LCD TVs, SID 05 DIGEST, Volume 36, Issue 1, May 2005, Pages 996–999

[1.2] Louis Kerofsky, Scott Daly, Distinguished Paper: Brightness Preservation for LCD Backlight Reduction, SID 06 DIGEST, Volume 37, Issue 1, June 2006, Pages 1242–1245

[1.3] Yu-Kang Lo, Kuan-Hung Wu, Kai-Jun Pai, Huang-Jen Chiu Design and Implementation of RGB LED Drivers for LCD Backlight Modules, IEEE Transactions on Industrial Electronics, Volume: 56, Issue: 12, Dec. 2009, 4862 – 4871

[1.4] Chern-Sheng Lin, Wei-Zun Wu, Yun-Long Lay, Ming-Wen Chang, A digital image-based measurement system for a LCD backlight module, Optics & Laser Technology, Volume 33, Issue 7, October 2001, Pages 499–505

- [1.5] Mu-Shen Lin, Wen-Jung Ho, Fu-Yuan Shih, Dan Y. Chen, Yan-Pei Wu, A cold-cathode fluorescent lamp driver circuit with synchronous primary-side dimming control, IEEE Transactions on Industrial Electronics, Volume: 45, Issue: 2, Apr 1998, 249 – 255
- [1.6] Y.L. Lin, A.F. Witulski, Analysis and design of current-fed push-pull resonant inverters-cold cathode fluorescent lamp drivers, Industry Applications Conference, 1996. Thirty-First IAS Annual Meeting, IAS '96. Conference Record of the 1996 IEEE
- [1.7] hang-Gyun Kim, Kyu-Chan Lee, Bo H. Cho, Analysis of Current Distribution in Driving Multiple Cold Cathode Fluorescent Lamps (CCFL), IEEE Transactions on Industrial Electronics, Volume: 54, Issue: 1, Feb. 2007, 365 – 373
- [1.8] H.J. Chiu, T.H. Wang, and S.C. Mou, LED Backlight Driving System for Large-Scale of LCD Panels, Proceeding (573) Circuits, Signals, and Systems 2007, 573-010
- [1.9] Tadatsugu Minami, Substitution of transparent conducting oxide thin films for indium tin oxide transparent electrode applications, Thin Solid Films
Volume 516, Issue 7, 15 February 2008, Pages 1314-1321
- [1.10] C H Gooch, H A Tarry, The optical properties of twisted

nematic liquid crystal structures with twist angles ≤ 90 degrees,
Journal of Physics D: Applied Physics, Volume 8, Number 13, 1975,
1575

[1.11] Yukito Saitoh, Shinichi Kimura, Kaoru Kusafuka and Hidehisa Shimizu, Optimum Film Compensation of Viewing Angle of Contrast in In-Plane-Switching-Mode Liquid Crystal Display, Japanese Journal of Applied Physics, Volume 37, Part 1, Number 9A, 1998, 4822-4828

[1.12] Sang Gyun Kim, Sung Min Kim, Youn Sik Kim, Hee Kyu Lee, and Seung Hee Lee, Stabilization of the liquid crystal director in the patterned vertical alignment mode through formation of pretilt angle by reactive mesogen, Applied Physics letters, 90, 261910, 2007

[1.13] Liang-Chia Chen and Chia-Cheng Kuo, Automatic TFT-LCD mura defect inspection using discrete cosine transform-based background filtering and 'just noticeable difference' quantification strategies, Measurement Science and Technology, Volume 19, Number 1, 2008, 015507

[1.14] C. W. Tang and S. A. VanSlyke, Organic electroluminescent diodes, Applied Physics Letters 51, 12, 1998

[1.15] Vi-En Choong, Song Shi, Jay Curless, Chan-Long Shieh, H.-

C. Lee, Franky So Jun Shen and Jie Yang, Organic light-emitting diodes with a bipolar transport layer, Applied Physics Letters, 7, 2, 1999, 172

Chapter 2

[2.1] Wolfgang M. Werner, The work function difference of the MOS-system with aluminum field plates and polycrystalline silicon field plates, Solid-State Electronics Volume 17, Issue 8, August 1974, Pages 769-775

[2.2] John Y. W. Seto, The electrical properties of polycrystalline silicon films, Journal of Applied Physics, Volume 46, Issue 12, 5247, 1975

[2.3] Kimiyoshi Yamasaki, Minoru Yoshida and Takuo Sugano, Deep Level, Transient Spectroscopy of Bulk Traps and Interface States in Si MOS Diodes, Japanese Journal of Applied Physics, Volume 18, Number 1, 113, 1979

[2.4] S.D.S. Malhi, H. Shichijo, S.K. Banerjee, R. Sundaresan, M. Elahy, G.P. Pollack, W.F. Richardson, A.H. Shah, L.R. Hite, R.H.

Womack, Characteristics and Three-Dimensional Integration of MOSFET's in Small-Grain LPCVD Polycrystalline Silicon, IEEE Journal of Solid-State Circuits, Volume: 20, Issue: 1, Feb. 1985, 178 - 201

[2.5] Ingrid De Wolf, Micro-Raman spectroscopy to study local mechanical stress in silicon integrated circuits. Semiconductor Science and Technology, Volume 11, Number 2, 139, 1996

[2.6] H. Oshima, S. Morozumi, Future trends for TFT integrated circuits on glass substrates, IEDM Tech. Dig. 157 (1989)

[2.7] S. D. Brotherton, Semicond. Polycrystalline silicon thin film transistors, Sci. Technol. 10, 721-738 (1995)

[2.8] W. G. Hawkins, Polycrystalline-silicon device technology for large-area electronics, IEEE Trans. Electron Devices, 33, 477 (1986)

[2.9] B. A. Khan, T. Marshall, E. Arnold, R. Pandya, Activation energy of source-drain current in hydrogenated and unhydrogenated polysilicon thin-film transistors, MRS S.ymp. Proc. 53, 435 (1986)

[2.10] T. P. Brody, J. A. Asars, and G. D. Dixon, A 6×6 20 lines-per-inch liquid crystal display panel, IEEE Transactions on Electron Devices, vol. 20, pp. 995-1001, 1973.

[2.11] M. J. Lee, S. W. Wright, and C. P. Judge, Electrical and

structural properties of cadmium selenide thin-film transistors, *Solid State Electronics* vol. 23, pp. 671–679, 1980.

[2.12] E. Stupp, U. Mitra, A. Carlson, H. Sorkin, M. Venkatesan, B. A. Khan, P. Janssen, and M. Stroomer, Polysilicon TFT-LCD for full-resolution color video projector, *Proceedings of the 10th International Display Research Conferences “Eurodisplay ‘90”*, pp. 52. 1990

[2.13] T. Aoyama, G. Kawachi, N. Konishi, Y. Okajima, K. Miyata, Crystallization of LPCVD silicon films by low temperature annealing, *J. Electrochem. Soc.* 136, 1169 (1989)

[2.14] G. Fortunato, A. Pecora, G. Tallarida, L. Mariucci, C. Reita, P. Migliorato, Hot carrier effects in n-channel polycrystalline silicon thin-film transistors: a correlation between off-current and transconductance variations, *IEEE Trans. Electron Devices*, 41, 340 (1994)

[2.15] K. Yamamoto, M. Yoshimi, Y. Tawada, Y. Okamoto, A. Nakajima, S. Igari, Thin-film poly-Si solar cells on glass substrate fabricated at low temperature, *Appl. Phys. A*, 69, 179 (1999)

[2.16] H. Kuriyama, S. Kitama, S. Noguchi, T. Kuwahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, S. Nakano, High mobility poly-

Si TFT by a new excimer laser annealing method for large area electronics, IEDM Tech. Dig. 563 (1991)

[2.17] S. W. Lee, S. K. Joo, Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization, IEEE Electron Device Letters, 17, 160 (1996)

[2.18] T. H. Ihn, T. K. Kim, B. I. Lee, S. K. Joo, A study on the leakage current of poly-Si TFTs fabricated by metal induced lateral crystallization, Microelectronics and Reliability, 39, 53 (1999)

[2.19] G. Ottaviani, D. Sigurd, V. Marrello, J. W. Mayer, and J. O. McCaldin, "Crystallization of Ge and Si in metal films," Journal of Applied Physics, vol. 45, pp. 1730–1739, 2003

[2.20] L. Hultman, A. Robertsson, H. T. G. Hentzell, and I. Engstrom, "Crystallization of amorphous silicon during thin-film gold reaction," Journal of applied physics, vol. 62, pp. 3647–3655, 1987.

[2.21] S. F. Gong, H. T. G. Hentzell, A. E. Robertsson, L. Hultman, S.-E. Hornstrom, and G. Radnoczi, "Al-doped and Sb-doped polycrystalline silicon obtained by means of metal-induced crystallization," Journal of applied physics, vol. 62, pp. 3726–3732, 1987.

[2.22] E. Nygren, A. P. Pogany, K. T. Short, J. S. Williams, R. G. Elliman, and J. M. Poate, "Impurity-stimulated crystallization and diffusion in amorphous silicon," *Applied physics letters*, vol. 52, pp. 439–441, 1988.

[2.23] R. J. Nemanichi, C. C. Tsai, M. J. Thompson, and T. W. Sigmon, "Interference enhanced Raman scattering study of the interfacial reaction of Pd on a-Si: H," *Journal of Vacuum Science and Technology*, vol. 19, pp. 685–688, 1981.

[2.24] R. J. Nemanichi, R. T. Fulks, B. L. Stafford, and H. A. Vanderplas, "Initial reactions and silicide formation of titanium on silicon studied by Raman spectroscopy," *Journal of Vacuum Science and Technology*, A3, pp. 938–941, 1985.

[2.25] G.A. Bhat, Z. Jin, H.S. Kwok, M. Wong, The effects of MIC/MILC interface on the performance of MILC–TFTs, *Device Research Conference Digest*, 1998. 56th Annual, 2002

[2.26] D. Murley, N. Young, M. Trainor, D. McCulloch, An investigation of laser annealed and metal–induced crystallized polycrystalline silicon thin–film transistors, *IEEE Transactions on Electron Devices*, Volume: 48, Issue: 6, 1145, Jun 2001

- [2.27] Dong Nyung Lee and Sung Bo Lee, Solid-Phase Crystallization of Amorphous Silicon Films, Advanced Topics in Crystallization", book edited by Yitzhak Mastai, Chapter 9
- [2.28] R. A. Street, Hydrogenated amorphous silicon, Cambridge University Press, chapter 1, 1991,
- [2.29] C. W. Byun et al., Improvement of electrical performance of metalinduced laterally crystallized polycrystalline silicon thin-film transistors, J. Electrochem. Soc., vol. 159, no. 4, pp. J115-J121, Apr. 2012,

Chapter 3

- [3.1] Zhonghe Jin, Gururaj A. Bhat, Milton Yeung, Hoi S. Kwok, Man Wong, Nickel induced crystallization of amorphous silicon thin films, J. Appl. Phys. 84 (1998) 194
- [3.2] G. Radnoczi, A. Robertsson, H. T. G. Hentzell, S. F. Gong, M.-A. Hasan, Al induced crystallization of a-Si, J. Appl. Phys. 69 (1991) 6394
- [3.3] Seok-Woon Lee, Yoo-Chan Jeon, Seung-Ki Joo, Pd induced

lateral crystallization of amorphous Si thin films, Appl. Phys. Lett. 66 (1995) 1671

[3.4] Seok-Woon Lee, Seung-Ki Joo, Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization, IEEE Electron Device Letters, 17 (1996) 160

[3.5] Soo Young Yoon, Seong Jin Park, Kyung Ho Kim, Jin Jang, Metal-induced crystallization of amorphous silicon, Thin Solid Films, 383 (2001) 34

[3.6] R. B. Iverson, R. Reif, Recrystallization of amorphized polycrystalline silicon films on SiO₂: Temperature dependence of the crystallization parameters, J. Appl. Phys. 62 (1987) 1675

[3.7] Thomas W. Little, Ken-ichi Takahara, Hideki Koike, Takashi Nakazawa, Ichio Yudasaka, Hiroyuki Ohshima, Low temperature poly-Si TFTs using solid phase crystallization of very thin films and an electron cyclotron resonance chemical vapor deposition gate insulator, Japanese Journal of Applied Physics, 30 (1991) 3724

[3.8] Yasushi Morita, Takashi Noguchi, UV pulsed laser annealing of Si⁺ implanted silicon film and low-temperature super-thin film transistors, Japanese Journal of Applied Physics, 28 (1989) L309

[3.9] Fortunato. G, Pecora. A, Tallarida. G, Mariucci. L, Reita. C,

Migliorato, P, Hot carrier effects in n-channel polycrystalline silicon thin-film transistors: a correlation between off-current and transconductance variations, IEEE TRANSACTIONS ON ELECTRON DEVICES, 41 (1994) 340

[3.10] Wook-Jung Hwang, Il-Suk Kang, Jun-Mo Yang, Chi Won Ahn, Hyeon-Sang Seo, Ga-Hee Kim, Soon-Ku Hong, Dynamic characteristics of metal-induced laterally crystallized polycrystalline silicon thin-film transistor devices and circuits fabricated with asymmetric, Japanese Journal of Applied Physics, 48 (2009) 020205

[3.11] N. K. Song, Y. S. Kim, M. S. Kim, S. H. Han, S. K. Joo, A fabrication method for reduction of silicide contamination in polycrystalline-silicon thin-film transistors, Electrochemical and Solid State Letters, 10 (2007) H142

[3.12] C. M. Hu, Y. C. S. Wu, C. C. Lin, Improving the electrical properties of NILC poly-Si films using a gettering substrate, IEEE Electron Device Letters, 28 (2007) 1000

[3.13] Yeo-Geon Yoon, Gi-Bum Kim, Tae-Kyung Kim, Byung-Il Lee, Seung-Ki Joo, The effect of electrical stress on the leakage current of polycrystalline Si thin-film transistors fabricated by metal-induced lateral crystallization, Thin Solid Films, 466 (2004)

[3.14] Shin-Hee Han, Il-Suk Kang, Nam-Kyu Song, Min-Sun Kim, Jang-Sik Lee, Seung-Ki Joo, The reduction of the dependence of leakage current on gate bias in metal-induced laterally crystallized p-channel polycrystalline-silicon thin-film transistors by electrical stressing, IEEE TRANSACTIONS ON ELECTRON DEVICES, 54 (2007) 2546

[3.15] Tae-Hyung Ihn, Tae-Kyung Kim, Byung-Il Lee, Seung Ki Joo, A study on the leakage current of poly-Si TFTs fabricated by metal induced lateral crystallization, Microelectronics Reliability 39 (1999) 53

[3.16] Darren Murley, Nigel Young, Michael Trainor, and David McCulloch, An investigation of laser annealed and metal-induced crystallized polycrystalline silicon thin-film transistors, IEEE TRANSACTIONS ON ELECTRON DEVICES, 48 (2001) 1145

[3.17] Chang Woo Byun, Se Wan Son, Yong Woo Lee, Seung Ki Joo, Reduced trap-state density of Ni-silicide seed-induced crystallized poly-Si TFTs by gettering, IEEE ELECTRON DEVICE LETTERS, 33 (2012) 1141

[3.18] J. C. KNIGHTS, G. LUCOVSK, R. J. NEMANICH, Hydrogen

bonding in silicon–hydrogen alloys, PHILOSOPHICAL MAGAZINE B, 37 (1978) 467

[3.19] E. Gat, M. A. El Khakani, M. Chaker, A. Jean, S. Boily, H. Pepin, J. C. Kieffer, J. Durand, B. Cros, F. Rousseaux, S. Gujrathi, A study of the effect of composition on the microstructural evolution of a–SixCi–x : H PECVD films: IR absorption and XPS characterizations, J. Mater. Res. 7 (1992) 478

[3.20] A. H. M. Smets, T. Matsui, M. Kondo, Infrared analysis of the bulk silicon–hydrogen bonds as an optimization tool for high–rate deposition of microcrystalline silicon solar cells, Applied Physics Letters, 92 (2008) 033506

Chapter 4

[4.1] H. Oshima, S. Morozumi, Future trends for TFT integrated circuits on glass substrates, IEDM Tech. Dig. 157 (1989)

[4.2] S. D. Brotherton, Semicond. Polycrystalline silicon thin film transistors, Sci. Technol. 10, 721–738 (1995)

[4.3] W. G. Hawkins, Polycrystalline–silicon device technology for

large-area electronics, IEEE Trans. Electron Devices, 33, 477 (1986)

[4.4] B. A. Khan, T. Marshall, E. Arnold, R. Pandya, Activation energy of source-drain current in hydrogenated and unhydrogenated polysilicon thin-film transistors, MRS Symp. Proc. 53, 435 (1986)

[4.5] G. Fossum, A. Ortiz-Conde, H. Shichijo, S. K. Banerjee, Anomalous leakage current in LPCVD polysilicon MOSFET's, IEEE Trans. Electron Devices, 32, 1878 (1985)

[4.6] T. Aoyama, G. Kawachi, N. Konishi, Y. Okajima, K. Miyata, Crystallization of LPCVD silicon films by low temperature annealing, J. Electrochem. Soc. 136, 1169 (1989)

[4.7] G. Fortunato, A. Pecora, G. Tallarida, L. Mariucci, C. Reita, P. Migliorato, Hot carrier effects in n-channel polycrystalline silicon thin-film transistors: a correlation between off-current and transconductance variations, IEEE Trans. Electron Devices, 41, 340 (1994)

[4.8] K. Yamamoto, M. Yoshimi, Y. Tawada, Y. Okamoto, A. Nakajima, S. Igari, Thin-film poly-Si solar cells on glass substrate fabricated at low temperature, Appl. Phys. A, 69, 179 (1999)

[4.9] H. Kuriyama, S. Kitama, S. Noguchi, T. Kuwahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, S. Nakano, High mobility poly-

Si TFT by a new excimer laser annealing method for large area electronics, IEDM Tech. Dig. 563 (1991)

[4.10] S. W. Lee, S. K. Joo, Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization, IEEE Electron Device Letters, 17, 160 (1996)

[4.11] T. H. Ihn, T. K. Kim, B. I. Lee, S. K. Joo, A study on the leakage current of poly-Si TFTs fabricated by metal induced lateral crystallization, Microelectronics and Reliability, 39, 53 (1999)

[4.12] C. W. Byun, S. W. Son, Y. W. Lee, H. M .Kang, S. A. Park, W. C. Lim, T. Li, S. K. Joo, Improvement of electrical performance of metal-induced laterally crystallized polycrystalline silicon thin-film transistors, J. Electrochem. Soc. 159, J115 (2012)

[4.13] K. C. Moon, J. H. Lee, M. K. Han, The study of hot-carrier stress on poly-Si TFT employing CV measurement, IEEE Trans. Electron Devices, 52, 512 (2005)

[4.14] Chang Woo Byun, Sang Joo Lee, Seung Jae Yun, Seung Ki Joo, Electrical Stress Effect on the Leakage Current of Metal-Induced Laterally Crystallized p-Channel Poly-Si TFTs, Journal of Nanoscience and Nanotechnology, 12, 3682 (2012)

[4.15] J.G. Fossum, A. Oritz-Conde, H. Shichijo, S.K. Banerjee,

Anomalous leakage current in LPCVD polysilicon MOSFET's, IEEE Trans. Electron Devices. 32, 1878 (1985)

[4.16] I-Wei Wu, A. G. Lewis, T.Y. Huang, W. B. Jackson, A. Chiang, Conduction mechanism of leakage current observed in metal-oxide-semiconductor transistors and poly-Si thin-film transistors, IEDM Tech. Dig. 867 (1990)

[4.17] Mutsumi Kimura, Akihiro Nakashima, Yuki Sagawa, Mechanism analysis of off-leakage current in poly-Si TFTs with LDD structure, Electrochemical and Solid-State Letters, 13 H409 (2010)

[4.18] K. Nakazawa, K. Tanaka, S. Suyama, K. Kato, S. Kohda, Lightly doped drain TFT structure for poly-Si LCDs, Soc. Inform. Display Dig. 311 (1990)

[4.19] B. H. Min, C. M. Park, M. K. Han, A novel offset gated polysilicon thin film transistor without an additional offset mask, IEEE Electron Device Letters, 16, 161 (1995)

[4.20] Kenji Tanaka, Hitochi Arai, Shigeto Kohda, Characteristics of offset-structure polycrystalline-silicon thin-film transistors, IEEE Electron Device Letters, 9, 23 (1988)

[4.21] Kenji Tanaka, Kenji Nakazawa, Shiro Suyama and Kinya Kato,

Characteristics of field-induced-drain (FID) poly-Si TFTs with high on/off current ratio, IEEE Transactions on Electron Devices, 39, 916 (1992)

[4.22] Tiao-Yuan Huang, I-Wei Wu, Alan G. Lewis, Anne Chiang, Richard H. Bruce, A simpler 100-V polysilicon TFT with improved turn-on characteristics, IEEE Electron Device Letters, 11, 244 (1990)

[4.23] Chun-Ting Liu, Chen-Hua Douglas Yu, Avi Kornblit, Kuo-Hua Le, Inverted thin-film transistors with a simple self-aligned lightly doped drain structure, IEEE Transactions on Electron Devices, 39, 2803 (1992)

[4.24] Chang Woo Byun, Se Wan Son, Yong Woo Lee, Seung Ki Joo, Reduced Trap-State Density of Ni-Silicide Seed-Induced Crystallized Poly-Si TFTs by Gettering, IEEE Electron Device Letters, 33, 1141 (2012)

[4.25] Chang Woo Byun, Se Wan Son, Yong Woo Lee, Seung Ki Joo, High performance low temperature polycrystalline Si thin-film transistors fabricated by silicide seed-induced lateral crystallization, Electronic Materials Letters, 8, 251 (2012)

Chapter 5

- [5.1] S.D. Brotherton, "Polycrystalline Silicon Thin Film Transistor" , Semicond. Sic. Technol. 10 (1995) 721–738
- [5.2] Chun–sung Chiang, Zerzy Kanicji, Kazushige Takechi, "Electrical Instability of hydrogenated Amorphous Silicon Thin–Film Transistors for Active–Matrix Liquid Crystal Displays" , Jpn. J. Appl. Phy. Vol 37 (1998) 4704–4710
- [5.3] M. Katayama, "TFT–LCD technology" Thin Solid Film 341 (1990) 140–147
- [5.4] H. Aoki, "Dynamic Characterization of a–Si TFT_LCD pixel", IEEE Transaction on Electron Devices Vol 43, No 1, (1996) 31–39
- [5.5] W. G. Hawkins, "Polycrystalline–silicon device technology for large area electronics", IEEE Transaction on Electron Devices, Vol 33, No 4, (1986) 477–481
- [5.6] H. Ohshima, S. Morozumi, "Future trends for TFT integrated circuits on glass substrates", Electron Devices Meeting, 1989. IEDM '89. Technical Digest. 3–6
- [5.7] Sang–Hee Ko Park, Chi–Sun Hwang, Jeong–Ik Lee, Sung

Mook Chung, Yong Suk Yang, Lee-Mi Do, Hye Yong Chu,
"Transparent ZnO Thin Film Transistor Array for the Application of
Transparent AM-OLED Display", SID 06 Digest (2006) 25-28

[5.8] By Sang-Hee K. Park, Chi-Sun Hwang, Minki Ryu, Shinhyuk
Yang, Chunwon Byun, Jaeheon Shin, Jeong-Ik Lee, Kimoon Lee, Min
Suk Oh, Seongil Im, "Transparent and Photo-stable ZnO Thin-film
Transistors to Drive an Active Matrix Organic-Light-Emitting-
Diode Display Panel" Adv. Mater. 2009, 21, 678-682

[5.9] Jinkoo Chung, Joohyeon Lee, Junho Choi, Chanyoung Park,
Jaekook Ha, Hokyoon Chung, Sang Soo Kim "Transparent AMOLED
Display Based on Bottom Emission Structure", SID 10 Digest (2010)
148-151

[5.10] Shuichi Uchikoga, Nobuki Ibaraki, "Low temperature poly-Si
TFT-LCD by excimer laser anneal", Thin Solid Films 383, (2001),
19-24

[5.11] Tadashi Serikawa, Seiiti Shirai, Akio Okamoto, Shiro Suyama,
"low Temperature Fabrication of High-Mobility Poly-Si TFT's for
Large Area LCD's", IEEE Transaction on Electron Devices Vol 36,
No9, (1989) 1929-1933

[5.12] Kuninori KITAHARA, Ryosuke YAMAZAK, Toshitaka

KUROSAWA, Kazuo NAKAJIMA, Akihiro MORITANI, "Analysis of Stress in Laser-Crystallized Polysilicon Thin Films by Raman Scattering Spectroscopy", Jpn. J. Appl. Phys. Vol. 41 (2002) pp. 5055-5059

[5.13] Kee-Chan Park, Jae-Hoon Lee, In-Hyuk Song, Sang-Hoon Jung, Min-Koo Han, "Poly-Si thin film transistors fabricated by combining excimer laser annealing and metal induced lateral crystallization" Journal of Non-Crystalline Solids 299-302 (2002) 1330-1334

[5.14] Ching-Lin Fan, Mao-Chieh Chen, "Performance Improvement of Excimer Laser Annealed Poly-Si TFTs Using Fluorine Ion Implantation" Electrochemical and Solid-State Letters, 5 (8) G75-G77 (2002)

[5.15] Sang-Myeon Han, Min-Cheol Lee, Moon-Young Shin, Joong-Hyun Park, Min-Koo Han, "Poly-Si TFT Fabricated at 150 deg C Using ICP-CVD and Excimer Laser Annealing" , Proceedings of the IEEE, Volume: 93, Issue: 7, July (2005) 1297 - 1305

[5.16] T. Matsuyama, N. Terada , T. Baba, T. Sawada, S. Tsuge, K. Wakisaka, S. Tsuda, "High-quality polycrystalline silicon thin film prepared by a solid phase crystallization method", Journal of Non-

Crystalline Solids 198–200 (1996) 940–944

[5.17] Takao Matsuyama, Kenichiro Wakisaka, Masaaki Kameda, Makoto Tanaka, Tsugufumi Matsuoka, Shinya Tsuda, Shoichi Nakano, Yasuo Kishi and Yukinori Kuwano, "Preparation of High–Quality n–Type Poly–Si Films by the Solid Phase Crystallization (SPC) Method", Japanese Journal of Applied Physics, Volume 29, Part 1, Number 11, 2327–2331

[5.18] Takashi Noguchi, "Appearance of Single–Crystalline Properties in Fine–Patterned Si Thin Film Transistors (TFTs) by Solid Phase Crystallization (SPC)" Jpn. J. Appl. Phys, Vol 32, (1993) L1584–L1587

[5.19] Takashi Aoyama, Genshiro Kawachi, Yasuhiro Mochizuki, Takaya Suzuki, "Effect of Ion Doping Process on Thin–Film Transistor Characteristics Using a Bucket–Type Ion Source and XeCl Excimer Laser Annealing", Japanese Journal of Applied Physics, Volume 31, Part 1, Number 4, 1012–1015

[5.20] Seok–Woon Lee, Seung–Ki Joo, "Low Temperature Poly–Si Thin Film Transistor Fabrication by Metal Induced Lateral Crystallization", IEEE Electron Device Letters Vol 17, No4 (1993) 160–162

[5.21] Gregory S. Marlow, Mukunda B. Das, "The effects of contact size and non-zero Metal Resistance on the Determination of specific contact Resistance", Solid State Electronics Vol25, No 2 (1982) 91–94

[5.22] K. Varahramyan, E. J. Verret, "A model for specific Contact Resistance applicable for Titanium silicide silicon Contact" Solid State Electronics Vol 39, No 11, 1601–1607 (1996)

[5.23] Bo-Chao Huang, Ming Zhang, Yanjie Wang, Jason Woo, "Contact resistance in top-gated graphene field-effect transistors" Applied Physics Letters 99, 032107 (2011)

Chapter 6

[6.1] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, "Polysilicon TFT technology for active matrix OLED displays," Ieee Transactions on Electron Devices, vol. 48, no. 5, pp. 845–851, May, 2001.

[6.2] D. J. Park, and B. O. Park, "High Performance of Ultralow Temperature Polycrystalline Silicon Thin Film Transistor on Flexible

Metal Foil Substrate," Japanese Journal of Applied Physics, vol. 49, no. 5, May, 2010.

[6.3] K. Yamamoto, M. Yoshimi, Y. Tawada, Y. Okamoto, A. Nakajima, and S. Igari, "Thin-film poly-Si solar cells on glass substrate fabricated at low temperature," Applied Physics a-Materials Science & Processing, vol. 69, no. 2, pp. 179-185, Aug, 1999.

[6.4] T. J. King, and K. C. Saraswat, "Low-Temperature (Less-Than-or-Equal-to 550-Degrees-C) Fabrication of Poly-Si Thin-Film Transistors," Ieee Electron Device Letters, vol. 13, no. 6, pp. 309-311, Jun, 1992.

[6.5] H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuwahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, H. Kawata, M. Osumi, S. Tsuda, S. Nakano, and Y. Kuwano, "Enlargement of Poly-Si Film Grain-Size by Excimer Laser Annealing and Its Application to High-Performance Poly-Si Thin-Film Transistor," Japanese Journal of Applied Physics Part 1-Regular Papers Short Notes & Review Papers, vol. 30, no. 12B, pp. 3700-3703, Dec, 1991.

- [6.6] M. Miyasaka, and J. Stoemenos, "Excimer laser annealing of amorphous and solid-phase-crystallized silicon films," *Journal of Applied Physics*, vol. 86, no. 10, pp. 5556–5565, Nov 15, 1999.
- [6.7] S. W. Lee, and S. K. Joo, "Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization," *Ieee Electron Device Letters*, vol. 17, no. 4, pp. 160–162, Apr, 1996.
- [6.8] F. Oki, Y. Ogawa, and Y. Fujiki, "Effect of Deposited Metals on Crystallization Temperature of Amorphous Germanium Film," *Japanese Journal of Applied Physics*, vol. 8, no. 8, pp. 1056–&, 1969.
- [6.9] W. J. wang, I. S. Kang, J. M. Yang, C. W. Ahn, H. S. Seo, G. H. Kim, and S. K. Hong, "Dynamic Characteristics of Metal-Induced Laterally Crystallized Polycrystalline Silicon Thin-Film Transistor Devices and Circuits Fabricated with Asymmetric Precrystallization," *Japanese Journal of Applied Physics*, vol. 48, no. 2, Feb, 2009.
- [6.10] N. K. Song, Y. S. Kim, M. S. Kim, S. H. Han, and S. K. Joo, "A fabrication method for reduction of silicide contamination in polycrystalline-silicon thin-film transistors," *Electrochemical and*

Solid State Letters, vol. 10, no. 5, pp. H142–H144, 2007.

[6.11] C. M. Hu, Y. C. S. Wu, and C. C. Lin, "Improving the electrical properties of NILC poly–Si films using a gettering substrate," *Ieee Electron Device Letters*, vol. 28, no. 11, pp. 1000–1003, Nov, 2007.

[6.12] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, "Conductivity Behavior in Polycrystalline Semiconductor Thin–Film Transistors," *Journal of Applied Physics*, vol. 53, no. 2, pp. 1193–1202, 1982.

[6.13] R. E. Proano, R. S. Misage, and D. G. Ast, "Development and Electrical–Properties of Undoped Polycrystalline Silicon Thin–Film Transistors," *Ieee Transactions on Electron Devices*, vol. 36, no. 9, pp. 1915–1922, Sep, 1989.

국문 초록

하부 게이트 구조를 적용한 금속 측면 유도 결정화 다결정 실리콘 박막 트랜지스터의 제작과 누설전류 감소를 위한 연구

석기환

공과대학 재료공학부

서울대학교 대학원

지금 디스플레이 시장은 변화의 과도기를 맞고 있다. 과거 10 여년 전에 CRT 에서 LCD 로 변화한 시점과 같이 지금은 다시 LCD 에서 AMOLED 로 흐름이 변하고 있다. 가장 큰 이유는 높은 해상도에 대한 요구가 커졌고 또한 투명디스플레이, 접히는 디스플레이와 같은 차세대 디스플레이의 개발에 대한 연구도 같이 진행 되었기 때문이다. LCD 는 가장 기본적인 Flat panel Display 로 비정질 실리콘을 이용한 박막 트랜지스터를 기반으로 하는 디바이스이다. LCD 의 특성상 전압 구동 방식이기 때문에 낮은 전계 이동도를 가지는 비정질 실리콘 박막

트랜지스터로도 충분히 구동이 가능하다. 하지만 AMOLED 는 LCD 와 달리 전류 구동이기에 때문에 전계 이동도가 높아야지만 충분한 구동이 가능하다. 그러므로 기존의 비정질 실리콘 박막 트랜지스터 ($0.5\sim 1\text{ cm}^2/\text{Vs}$) 는 사용이 불가능 하고 다결정 실리콘 박막 트랜지스터($50\sim 200\text{ cm}^2/\text{Vs}$)를 사용해야 한다. 구조적인 관점에서도 LCD 는 기본적으로 bottom gate 를 적용하여 제작하지만 다결정 실리콘은 상부 게이트 구조를 사용한다. 이는 레이저를 이용한 결정화 특성상 상부 게이트 구조만을 이용할 수 밖에 없기 때문이다. 상업적으로 기존의 LCD 생산 라인을 사용할 수 없다는 단점이 존재한다. 그렇기 때문에 이 실험에서는 하부 게이트를 가지는 다결정 박막 실리콘 트랜지스터를 제작하고 그 전기적 특성을 분석하였다.

박막 트랜지스터를 제작하기에 앞서 PECVD 와 LPCVD 의 결정화 차이점에 대해서 연구 하였다. 상부 게이트에서는 LPCVD 비정질 실리콘을 이용하는데 큰 어려움이 없었다. 하지만 하부 게이트 구조로 가면서 LPCVD 를 적용하기에 힘들고 연속 공정이 필요하여 PECVD 사용이 필수적이게 되었다. 그러므로 PECVD 비정질 실리콘의 금속측면유도결정화 조건을 찾기 위한 실험을 진행하였다. LPCVD 와 PECVD 의 박막 특성을 FT-IR 를 사용하여 분석한 결과 PECVD 는 실리콘-수소 결합으로 이루어져 있고 LPCVD 의 경우 실리콘-3 가수소 결합으로 수소들이 존재한다. 즉 PECVD 비정질의 결정화 속도가 느린

이유는 좀더 안정한 결합이 실리콘-수소 결합으로 이루어져 있어 같은 에너지를 가하더라도 쉽게 분해되지 않기 때문이다. 그렇기 때문에 550 도 이상의 온도에서 진공분위기에서 결정화를 진행하면 PECVD 도 충분한 결정화 길이를 가질 수 있음을 알 수 있다.

PECVD 비정질 실리콘을 이용하여 하부 게이트 구조를 가지는 박막 트랜지스터를 제작하였다. 금속측면유도결정화 방식으로 결정화를 하였으므로 실리콘 내부의 금속함량이 높아 상대적으로 높은 누설전류를 가지게 된다. 이 누설전류를 감소시키기 위해 이 실험에서는 두 가지 다른 구조를 적용하여 실험을 진행하였다.

첫 번째 구조는 overlap/off-set 구조이다. 이는 하부 게이트 금속 전극과 도핑된 소스/드레인 영역이 수직적으로 중첩되는 영역을 의미한다. 이 구조를 사용하게 되면 누설전류가 감소하게 된다. 여러 원인이 있지만 off-set 영역에 공핍 영역이 넓어 지게 되어 투과 되는 전자가 줄어드는 것이 큰 이유이다. 두 번째 구조는 직접/간접 접합 구조를 적용하였다. 도핑 된 채널 영역과 채널 영역 간에 접합이 직접적으로 또는 간접적으로 연결 되었을 때 전기적 특성을 분석해 보았다. 간접적으로 연결된 경우 좀더 낮은 누설전류를 가지고 다른 전기적 특성에는 큰 차이가 없었다.

결론적으로 이 실험에서는 다결정 실리콘을 사용한 하부 게이트 구조의 박막 트랜지스터를 제작 할 수 있었고 상대적으로 높은 누설전류를

감소시키게 위해서 overlap/off-set 구조와 직접/간접 집합 구조를
적용하여 성공적으로 누설전류의 감소를 가져올 수 있었다.

