



저작자표시-비영리-변경금지 2.0 대한민국

이용자는 아래의 조건을 따르는 경우에 한하여 자유롭게

- 이 저작물을 복제, 배포, 전송, 전시, 공연 및 방송할 수 있습니다.

다음과 같은 조건을 따라야 합니다:



저작자표시. 귀하는 원저작자를 표시하여야 합니다.



비영리. 귀하는 이 저작물을 영리 목적으로 이용할 수 없습니다.



변경금지. 귀하는 이 저작물을 개작, 변형 또는 가공할 수 없습니다.

- 귀하는, 이 저작물의 재이용이나 배포의 경우, 이 저작물에 적용된 이용허락조건을 명확하게 나타내어야 합니다.
- 저작권자로부터 별도의 허가를 받으면 이러한 조건들은 적용되지 않습니다.

저작권법에 따른 이용자의 권리는 위의 내용에 의하여 영향을 받지 않습니다.

이것은 [이용허락규약\(Legal Code\)](#)을 이해하기 쉽게 요약한 것입니다.

[Disclaimer](#)

M.S. THESIS

Extraction of Average Interface Trap  
Density using Capacitance–Voltage  
Characteristic at SiGe p–FinFET and  
Verification using Terman’ s Method

SiGe p–FinFET의 C–V 특성을 이용한 평균 계면  
결함 밀도 추출과 Terman의 방법을 이용한 검증

BY

Hyunsoo Kim

February 2016

DEPARTMENT OF ELECTRICAL ENGINEERING AND  
COMPUTER SCIENCE COLLEGE OF ENGINEERING  
SEOUL NATIONAL UNIVERSITY

# Extraction of Average Interface Trap Density using Capacitance–Voltage Characteristic at SiGe p–FinFET and Verification using Terman’ s Method

SiGe p–FinFET의 C–V 특성을 이용한 평균 계면  
결함 밀도 추출과 Terman의 방법을 이용한 검증

지도 교수 신 형 철

이 논문을 공학석사 학위논문으로 제출함  
2016 년 2 월

서울대학교 대학원  
전기정보공학부  
김 현 수

김현수의 공학석사 학위논문을 인준함  
2016 년 2 월

위 원 장 \_\_\_\_\_ 김 수 환 (인)

부위원장 \_\_\_\_\_ 신 형 철 (인)

위 원 \_\_\_\_\_ 홍 용 택 (인)

# ABSTRACT

In this paper, it was proposed and verified by simulation that a new method can extract average interface trap density simply and accurately using difference between ideal capacitance–voltage curve and stretch–out capacitance curve with high interface trap density in SiGe p–FinFET.

Two capacitance–voltage curves, one is ideal and the other is stretch–out due to high interface trap density at interface of oxide layer and channel, in high frequency were found by SiGe p–FinFET simulation. Average interface trap density was extracted by using two capacitance–voltage curves and two methods at the same energy band region. One is Terman' s method and the other is the method proposed in this paper using voltage difference between two capacitance–voltage curves.

Comparing the average interface trap density found by method using voltage difference with Terman's method, it was verified that

the method using voltage difference is reasonable to extract average interface trap density in SiGe p-FinFET with high interface trap density.

**Keywords** : Voltage difference, Interface trap density, SiGe, Terman' s method, p-FinFET

**Student number** : 2014-21653

# CONTENTS

|   |    |
|---|----|
| Abstract .....  | 1  |
| Contents.....   | 3  |
| 1. Introduction .....   | 6  |
| 2. Device structure and simulation .....                                    | 9  |
| 3. Extraction of interface trap density .....                               | 15 |
| 3.1. Extraction of interface trap density using<br>Terman' s method .....   | 17 |
| 3.2. Extraction of interface trap density using voltage<br>difference ..... | 20 |

|                          |    |
|--------------------------|----|
| 4. Conclusion .....      | 24 |
| References.....          | 27 |
| Abstract in Korean ..... | 31 |

## FIGURE CONTENTS

|                |    |
|----------------|----|
| Figure 1 ..... | 10 |
| Figure 2 ..... | 14 |
| Figure 3 ..... | 14 |
| Figure 4 ..... | 23 |

# TABLE CONTENTS

|              |    |
|--------------|----|
| Table 1..... | 11 |
| Table 2..... | 11 |
| Table 3..... | 26 |

# EQUATION CONTENTS

|                   |    |
|-------------------|----|
| Equation (1)..... | 19 |
| Equation (2)..... | 19 |
| Equation (3)..... | 19 |
| Equation (4)..... | 19 |

# 1. Introduction

Many researches are in progress to increase drive speed to have high carrier mobility by applying stress to the channel region or introducing new materials to enhance operation performance of CMOS [1~4]. As one of these researches, high hole mobility is required in channels to make p-type devices that have good drive current characteristics. Among several materials that have high hole mobility, SiGe shows outstanding drive current characteristics compared to Si in which it is being spotlighted as a material to substitute Si. However, the interface between the oxide layer and channel which is not optimized is still left as an obstacle to overcome to enhance performance [5]. For this reason, many researches are in progress to improve the characteristics of interface between the oxide layer and SiGe channel [6, 7].

Interface trap density is a significant factor used to understand

the interface condition and enhance device performance. Several methods are used to extract this interface trap density in which the method of using the difference between the low frequency and high frequency capacitances and conductance method are the representative methods that use capacitance–voltage curve characteristics. The Terman’s method, which uses the high frequency capacitance–voltage curve among capacitance–voltage curve using methods, is a method used to extract the interface trap density that exists to the regions close to the conduction band and valence band in the forbidden band [8].

This paper focused on the point that devices that use SiGe as channel material can have very high interface trap density. Compared with the ideal capacitance–voltage curve, the depletion and strong inversion region of the capacitance–voltage curve in high frequency with high interface trap density show noticeable stretch–out characteristic in the voltage axis. The degree of relative stretch–out can be found by the difference of voltages in comparison between the stretch–out capacitance–voltage curve

and ideal capacitance–voltage curve, and the average interface trap density could be extracted between the energy band gap using the found voltage difference. To verify the validity of average interface trap density extracted by the voltage difference between the ideal and stretch–out capacitance–voltage curves, the Terman ’ s method that uses the stretch–out capacitance–voltage curve characteristic was used to extract interface trap density, and the average value of the extracted interface trap density was found. By comparing the average interface trap density by the two methods, validity of the average interface trap density extracted by the voltage difference between the two curves was proved.

## 2. Device structure and simulation

The SiGe p-FinFET structure was simulated using Sentaurus 3D TCAD [9]. The density-gradient model used when considering the quantum effect of the channel, and the band gap narrowing effect and fermi statistics model were used when considering intrinsic carrier density. The hydrodynamic model and shockley-read-hall model were included to consider current density and generation-recombination. The philips unified mobility model and high-field saturation model were used to consider mobility.




Figure 1. (a) Three-dimensional structure of SiGe p-FinFET.

(b) Sectional view of Fin.

Table 1. Data of SiGe p-FinFET structure.

|                                     |                    |
|-------------------------------------|--------------------|
| $L_g$ [nm]                          | 200                |
| Channel Doping [ $\text{cm}^{-3}$ ] | $1 \times 10^{17}$ |
| S/D Doping [ $\text{cm}^{-3}$ ]     | $1 \times 10^{20}$ |
| EOT [nm]                            | 1.25               |
| Work Function [eV]                  | 4.6                |
| Channel Si/Ge Rate [%]              | 75/25              |

Table 2. Simulation parameter of SiGe.

|                            |                    |
|----------------------------|--------------------|
| $E_g$ [eV]                 | 0.94               |
| Electron Affinity [eV]     | 4.054              |
| $n_i$ [ $\text{cm}^{-3}$ ] | $3 \times 10^{11}$ |

Figure 1 shows the simulation structure used in the paper, Table 1 shows the data on the structure, and Table 2 shows the parameters of the SiGe material. Figure 2 is the simulated split C–V curve of the structure in Figure 1 [10]. The capacitance by electrons and holes can be respectively separated in the split C–V. Capacitance drastically increases according to gate voltage in the accumulation region and strong inversion region where electron and hole density rapidly changes, but responsiveness according to gate voltage is small in other regions. The solid lines in Figure 2 are the ideal C–V curves which is in pure condition without interface trap between the oxide layer and channel. The dotted lines show the C–V curves with simulated high interface trap density, which are shown in the red line in Figure 3, were distributed in the interface between the oxide layer and channel.

The maximum capacitance value of the ideal C–V curve in Figure 2 can be seen by the oxide capacitance. The device was considered as a 3D structure, but the theoretical oxide capacitance value, which is the relation between permittivity and oxide thickness, is

$4.6 \times 10^{-16}$  F in which it was similar to the maximum capacitance value of the ideal C-V curve in Figure 2 which was  $4.5 \times 10^{-16}$  F. The interface trap density distribution can spatially change because it has 3D structure, but this paper focuses on finding the average interface trap density rather than the spatial interface trap density. Therefore it was assumed that the interface trap density was spatially, uniformly distributed as shown in the red solid lines in Figure 3 in the FinFET structure in Figure 1.




Figure 2. Simulation C-V curve of SiGe p-FinFET.




Figure 3. Interface trap density inputted in simulation (red line) and extracted by Terman's method (black dotted line).

### **3. Extraction of interface trap density**

When the frequency of AC signals applied to the gate is low, interface trap adds capacitance components due to the characteristics of trapping or de-trapping of electrons in the interface trap. Due to the reason above, a hump is generated in the C-V curve. However, interface trap do not react to AC signals and react to DC gate voltage when high frequency AC signals are applied to the gate. DC gate voltage changes the surface potential and this change of potential changes the location of Fermi level. Electrons are trapped by interface trap in locations lower than the fermi level in which the amount of electrons trapped by the interface traps changes according to the location of fermi level in high frequency DC signals. Thus, the electrons trapped in the

interface trap influence the surface potential to show a stretch-out C-V curve compared to the ideal C-V curve as shown in Figure 2. Looking into the C-V curve in high frequency AC signals, the C-V curve is not dependent to the responsiveness of interface trap unlike low frequency AC signals in which slow interface trap can sufficiently contribute in trapping electrons. Therefore, interface trap density higher than other methods can be extracted by using the stretch-out characteristics of C-V curve in high frequency.

### 3.1. Extraction of interface trap density using the Terman' s method

The Terman' s method [11,12] is also called as the high frequency C-V method and uses the stretch-out characteristics of C-V curve of high frequency due to interface trap as explained above. In Figure 2 where the ideal C-V curve and C-V curve showing stretch-out characteristics due to interface trap are compared, surface potential is equivalent if the capacitance is the same despite of different voltage. Using this fact, the voltage difference of same capacitance between the ideal C-V curve and stretch-out C-V curve can be found as Equation (2). The surface potential that changes according to gate voltage can be found by using Equation (1) and the ideal C-V curve. In Equation (1), D is

the integration constant and can be made 0 by considering flat band voltage. Using this surface potential, distribution of interface trap density existing in the energy band gap can be shown according to the energy band. Then, the difference of gate voltages found in Equation (2) can be expressed as a function of surface potential like Equation (3) and the interface trap density can be found by using Equation (3). Figure 3 is based on the intrinsic Fermi level( $E_i$ ) in the energy band gap( $E_g$ ) in which the negative direction is close to the valence band( $E_v$ ) and the positive direction is close to the conduction band( $E_c$ ). The black dotted line in Figure (3) is the interface trap density extracted by Equation (3). It was seen that this well corresponded to the red lines in Figure (3).

$$\phi_s = \int_{V_{G1}}^{V_{G2}} (1 - C/C_{ox}) dV_G + D \quad (1)$$

$$\Delta V_G = V_{G,Dit} - V_{G,ideal} \quad (2)$$

$$D_{it,Terman} = \frac{C_{ox}}{q} \left( \frac{dV_G}{d\phi_s} - 1 \right) - \frac{C_s}{q} = \frac{C_{ox}}{q} \frac{d\Delta V_G}{d\phi_s} \quad (3)$$

$$D_{it,\Delta V} = \frac{C_{ox}}{q} \frac{(\Delta V_{Dit} - \Delta V_{ideal})}{\Delta Energy} \quad (4)$$

## 3.2. Extraction of average interface trap density using voltage difference

Like the Terman's method that was referred above, the method extracting interface trap density using voltage difference also uses the stretch-out characteristics of the inversion and depletion regions in the interface trap existing C-V curve. Figure 4. (a) shows the C-V curve between the gate and drain/source of the inversion region of a SiGe p-FinFET and Figure 4. (b) shows the C-V curve between the gate and substrate of the depletion region. For comparison with the Terman's method, average interface trap density was extracted from the same energy band. Like the Terman's method, the fact was used that the surface potential is equivalent if the capacitance is the same.

$\Delta V_{\text{ideal}}$  in Figure 4. (a) and (b) are the voltage regions where interface trap density were found by the Terman' s method in the energy band in Figure 3. Using Equation (1), it could be found that  $C_{\text{gds}}$  in the ideal C–V curve at the  $-0.24 \text{ V} \sim -0.08 \text{ V}$  corresponds to the energy band of  $-0.28 \text{ eV} \sim -0.13 \text{ eV}$  and  $C_{\text{gb}}$  in the  $0.2 \text{ V} \sim 0.44 \text{ V}$  voltage interval corresponds to the energy band of  $0.135 \text{ eV} \sim 0.365 \text{ eV}$ .  $\Delta V_{\text{Dit}}$  of the stretch–out C–V curve can be found by using the  $C_{\text{gds}}$  values at  $-0.24 \text{ V}$  and  $-0.08 \text{ V}$ , and capacitance values corresponding to the  $C_{\text{gb}}$  values at  $0.2 \text{ V}$  and  $0.44 \text{ V}$  from the ideal C–V curve. Through this method, the values of  $\Delta V_{\text{ideal}}$  of  $C_{\text{gds}}$ ,  $\Delta V_{\text{Dit}}$  of  $C_{\text{gds}}$ ,  $\Delta V_{\text{ideal}}$  of  $C_{\text{gb}}$ , and  $\Delta V_{\text{Dit}}$  of  $C_{\text{gb}}$  were shown to be  $0.16 \text{ V}$ ,  $0.415 \text{ V}$ ,  $0.24 \text{ V}$  and  $0.59 \text{ V}$ , respectively as shown in Figure 4. (a) and (b).

Wider voltage interval of same capacitance values than the voltage interval in the ideal C–V curve means that the C–V curve

shows stretch-out characteristics due to interface trap density in the energy band and the average interface trap density existing in the energy band can be found by Equation (4).  $\Delta E_{\text{Energy}}$  in Equation (4) is the energy band of desired average interface trap density and the oxide capacitance can be found by permittivity and oxide layer thickness. The value of stretch-out characteristics of C-V curve due to interface trap density can be found by the difference between  $\Delta V_{\text{Dit}}$  and  $\Delta V_{\text{ideal}}$ .




Figure 4. Comparison of voltage difference between ideal and stretch-out C-V curve (a)  $C_{gds}$  and (b)  $C_{gb}$ .

## 4. Conclusion

Average interface trap density existing in the energy band gap was found using Equation (4) and was also found by the Terman' s method to compare average interface trap density. Average value was found by integrating interface trap density at the energy band gap and the average interface trap density found by the two methods are shown in Table 3. As seen in the results of Table 3, average interface trap density was found to have values very similar to the Terman' s method in the same energy band even with simple voltage difference.

Interface trap density could be found using the high frequency ideal C-V curve and stretch-out C-V curve. Devices using SiGe have very poor interface condition and this poor interface condition causes the high frequency C-V curve to stretch out. In finding high interface trap density, the Terman' s method allows more accurate

interface trap density distribution according to energy band, but there is inconvenience that voltages and surface potentials must be repetitively extracted from each capacitance with different values. On the other hand, when using the method, voltage difference mentioned in this paper, average interface trap density distributed in the energy band gap can be extracted simply and accurately. As a result, it was verified that method using voltage difference is reasonable to extract average interface trap density in SiGe p-FinFET with high density interface trap.

The Terman's method and voltage difference using method both require ideal C-V curves. However, it is difficult to gain these ideal curves in actual devices. In these situations, a structure that is very close to the actual device can be made through simulation to extract the ideal C-V curve in which it can become an outstanding alternative in the difficulty above when used in analysis of device characteristics.

In this study, the measurements were substituted to simulation. However, actually measured data should be included in analysis

along with the ideal C–V curves extracted by simulation to prove valid conclusions in future work.

Table 3. Average interface trap density extracted by Terman’ s method and voltage difference.

|   | $C_{gds}$               | $C_{gb}$                |
|---|-------------------------|-------------------------|
| $\Delta E_{energy}$<br>( $E-E_i$ ) [eV]         | 0.15<br>(-0.28 ~ -0.13) | 0.23<br>(0.135 ~ 0.365) |
| $D_{it,\Delta V}$<br>[ $cm^{-2}\cdot eV^{-1}$ ] | $2.9 \times 10^{13}$    | $2.6 \times 10^{13}$    |
| $D_{it,Terman}$<br>[ $cm^{-2}\cdot eV^{-1}$ ]   | $3 \times 10^{13}$      | $2.9 \times 10^{13}$    |

## References

- [1] Kyong Taek Lee, Min Sang Park, Chang Yong Kang, Yoon-Ha Jeong, “A Study on Carrier Injection Velocity in sub-100nm SiGe Channel pMOSFETs Using RF C-V Measurement” , *2010 IEIE Sumer Conference*, pp. 597-598, June 2010.
- [2] Muhammad Nawaz, Mikael Ostling, “A Design Evaluation of Strained Si-SiGe on Insulator (SSOI) Based Sub-50nm nMOSFETs ” , *Journal of Semiconductor Technology and Science*, Vol. 8, No. 3, pp. 136-147, June 2005.
- [3] Paek Seung Hyuck, Shim Tae Hun, Moon Joon Seok, Cha Won Jun, and Paek Jae Gun, “Effect of Ge mole fraction and Strained Si Thickness on Electron Mobility of FD n-MOSFET fabricated on Strained Si/Relaxed SiGe/SiO<sub>2</sub>/Si” , *Journal of The Institute of Electronics Engineers of Korea*, Vol. 41-SD, No. 10, pp. 1-7, October 2004.

- [4] Jakub Walczak, Bogdan Majkusiak, “Theoretical Study of Electron Mobility in Double-Gate Field Effect Transistors with Multilayer (strained-)Si/SiGe Channel”, *Journal of Semiconductor Technology and Science*, Vol. 8, No. 3, pp. 264–275, September 2008.
- [5] Y-J Song, J-W Lim, S-H Kim, H-C Bae, J-Y Kang, K-W Park, K-H Shin, “Effects of Si-cap layer thinning and Ge segregation on the characteristics of Si/SiGe/Si heterostructure pMOSFETs”, *Solid-State Electronics*, 46, pp. 1983–1989, 2002.
- [6] I. Ok, K. Akarvardar, S. Lin, M. Baykan, C. D. Young, P. Y. Hung, M. P. Rodgers, S. Bennett, H. O. Stamper, D. L. Franca, J. Yum, J. P. Nadeau, C. Hobbs, P. Kirsch, P. Majhi, R. Jammy, “Strained SiGe and Si FinFETs for High Performance Logic with SiGe/Si stack on SOI”, *IEEE IEDM*, pp. 776–779, 2010.
- [7] T. Ngai, X. Chen, J. Chen, and S. K. Banerjee, “Improving SiO<sub>2</sub> / SiGe interface of SiGe p-metal-oxide-silicon field-effect

- transistors using water vapor annealing” , *Appl. Phys. Lett.*, Vol. 80, No. 10, pp. 1773–1775, 11 March 2002.
- [8] D. Veksler, G. Bersuker, L. Morassil, J. H. Yum, G. Verzellesi, Wei-E Wang, P. D. Kirsch, “Extraction of interfacial state density in high-k/III-V gate stacks: problems and solutions” , *IEEE NMDC*, National Cheng Kung Univ., Tainan, Taiwan, October 2013.
- [9] Synopsys Inc., Mountain View, CA, Version I–2013. 12, 2013.
- [10] Sasa Mileusnic, Milos Zivanov and Predrag Habas, “MOS Transistors Characterization by Split C–V Method” , *in Proc. of CAS2001*, Vol. 2, pp. 503–506, October 2001.
- [11] L. M. Terman, “An investigation of surface states at a silicon/silicon oxide interface employing metal–oxide–silicon diodes” , *Solid–State Electronics*, Vol. 5, pp. 285–299, 1962.
- [12] D. K. Schroder, Semiconductor material and device characterization, *John Wiley & Sons, Inc.*, pp. 350–352, 2006.
- [13] Hyunsoo Kim, Youngsoo Seo, and Hyungcheol Shin, “Extraction of Average Interface Trap Density using

Capacitance–Voltage Characteristic at SiGe p–FinFET and Verification using Terman’s Method” , *Journal of The Institute of Electronics and Information Engineering*, Vol. 52, No. 4, pp. 668–673, April 2015.

## 초 록

# SiGe p-FinFET의 C-V 특성을 이용한 평균 계면 결함 밀도 추출과 Terman의 방법을 이용한 검증

성 명 : 김 현 수

학과 및 전공 : 전기정보공학부

The Graduate School

Seoul National University

이 논문에서는, SiGe p-FinFET의 이상적인 커패시턴스-전압 곡선과 높은 계면 결함 밀도에 의하여 늘어진 커패시턴스 전압 곡선의 차이를 이용하여 간편하고 정확하게 평균 계면 결함 밀도를 추출할 수 있는 새로운 방법을 제안하고 시뮬레이션을 이용하여 증명하였다.

우선, SiGe p-FinFET 시뮬레이션에서 높은 주파수의 이상적인 커패시턴스-전압 곡선과 산화막과 채널의 계면에 높은 계면 결함 밀도가 존재하여 늘어진 커패시턴스-전압 곡선을 구하였다. 시뮬레이션으로 구한 두 가지 곡선을 이용하여 Terman의 방법과 이 논문에서 고안된 두 곡

선의 전압 차이를 이용한 방법으로 동일한 에너지 밴드 영역에서 평균 계면 결함 밀도를 추출하였다.

이 논문에서 제안된 두 곡선의 전압 차이를 이용하여 추출한 평균 계면 결함 밀도를 Terman의 방법으로 추출한 평균 계면 밀도와 비교하여, 전압 차이를 이용하여 추출한 평균 계면 결함 밀도가 높은 계면 결함 농도를 갖는 SiGe p-FinFET에서 평균 계면 결함 농도를 추출하기에 적합하다는 것을 증명하였다.

**주요어** : 전압차이, 계면 결함 밀도, SiGe, Terman의 방법, p-FinFET

**학 번** : 2014-21653



저작자표시-비영리-변경금지 2.0 대한민국

이용자는 아래의 조건을 따르는 경우에 한하여 자유롭게

- 이 저작물을 복제, 배포, 전송, 전시, 공연 및 방송할 수 있습니다.


다음과 같은 조건을 따라야 합니다:



저작자표시. 귀하는 원저작자를 표시하여야 합니다.



비영리. 귀하는 이 저작물을 영리 목적으로 이용할 수 없습니다.



변경금지. 귀하는 이 저작물을 개작, 변형 또는 가공할 수 없습니다.

- 귀하는, 이 저작물의 재이용이나 배포의 경우, 이 저작물에 적용된 이용허락조건을 명확하게 나타내어야 합니다.
- 저작권자로부터 별도의 허가를 받으면 이러한 조건들은 적용되지 않습니다.

저작권법에 따른 이용자의 권리는 위의 내용에 의하여 영향을 받지 않습니다.

이것은 [이용허락규약\(Legal Code\)](#)을 이해하기 쉽게 요약한 것입니다.

[Disclaimer](#)

M.S. THESIS

Extraction of Average Interface Trap  
Density using Capacitance–Voltage  
Characteristic at SiGe p–FinFET and  
Verification using Terman’ s Method

SiGe p–FinFET의 C–V 특성을 이용한 평균 계면  
결함 밀도 추출과 Terman의 방법을 이용한 검증

BY

Hyunsoo Kim

February 2016

DEPARTMENT OF ELECTRICAL ENGINEERING AND  
COMPUTER SCIENCE COLLEGE OF ENGINEERING  
SEOUL NATIONAL UNIVERSITY

# Extraction of Average Interface Trap Density using Capacitance–Voltage Characteristic at SiGe p–FinFET and Verification using Terman’ s Method

SiGe p–FinFET의 C–V 특성을 이용한 평균 계면  
결함 밀도 추출과 Terman의 방법을 이용한 검증

지도 교수 신 형 철

이 논문을 공학석사 학위논문으로 제출함  
2016 년 2 월

서울대학교 대학원  
전기정보공학부  
김 현 수

김현수의 공학석사 학위논문을 인준함  
2016 년 2 월

위 원 장 \_\_\_\_\_ 김 수 환 (인)

부위원장 \_\_\_\_\_ 신 형 철 (인)

위 원 \_\_\_\_\_ 홍 용 택 (인)

# ABSTRACT

In this paper, it was proposed and verified by simulation that a new method can extract average interface trap density simply and accurately using difference between ideal capacitance–voltage curve and stretch–out capacitance curve with high interface trap density in SiGe p–FinFET.

Two capacitance–voltage curves, one is ideal and the other is stretch–out due to high interface trap density at interface of oxide layer and channel, in high frequency were found by SiGe p–FinFET simulation. Average interface trap density was extracted by using two capacitance–voltage curves and two methods at the same energy band region. One is Terman' s method and the other is the method proposed in this paper using voltage difference between two capacitance–voltage curves.

Comparing the average interface trap density found by method using voltage difference with Terman's method, it was verified that

the method using voltage difference is reasonable to extract average interface trap density in SiGe p-FinFET with high interface trap density.

**Keywords** : Voltage difference, Interface trap density, SiGe, Terman' s method, p-FinFET

**Student number** : 2014-21653

# CONTENTS

|   |    |
|---|----|
| Abstract .....  | 1  |
| Contents.....   | 3  |
| 1. Introduction .....   | 6  |
| 2. Device structure and simulation .....                                    | 9  |
| 3. Extraction of interface trap density .....                               | 15 |
| 3.1. Extraction of interface trap density using<br>Terman' s method .....   | 17 |
| 3.2. Extraction of interface trap density using voltage<br>difference ..... | 20 |

|                          |    |
|--------------------------|----|
| 4. Conclusion .....      | 24 |
| References.....          | 27 |
| Abstract in Korean ..... | 31 |

## FIGURE CONTENTS

|                |    |
|----------------|----|
| Figure 1 ..... | 10 |
| Figure 2 ..... | 14 |
| Figure 3 ..... | 14 |
| Figure 4 ..... | 23 |

# TABLE CONTENTS

|              |    |
|--------------|----|
| Table 1..... | 11 |
| Table 2..... | 11 |
| Table 3..... | 26 |

# EQUATION CONTENTS

|                   |    |
|-------------------|----|
| Equation (1)..... | 19 |
| Equation (2)..... | 19 |
| Equation (3)..... | 19 |
| Equation (4)..... | 19 |

# 1. Introduction

Many researches are in progress to increase drive speed to have high carrier mobility by applying stress to the channel region or introducing new materials to enhance operation performance of CMOS [1~4]. As one of these researches, high hole mobility is required in channels to make p-type devices that have good drive current characteristics. Among several materials that have high hole mobility, SiGe shows outstanding drive current characteristics compared to Si in which it is being spotlighted as a material to substitute Si. However, the interface between the oxide layer and channel which is not optimized is still left as an obstacle to overcome to enhance performance [5]. For this reason, many researches are in progress to improve the characteristics of interface between the oxide layer and SiGe channel [6, 7].

Interface trap density is a significant factor used to understand

the interface condition and enhance device performance. Several methods are used to extract this interface trap density in which the method of using the difference between the low frequency and high frequency capacitances and conductance method are the representative methods that use capacitance–voltage curve characteristics. The Terman’s method, which uses the high frequency capacitance–voltage curve among capacitance–voltage curve using methods, is a method used to extract the interface trap density that exists to the regions close to the conduction band and valence band in the forbidden band [8].

This paper focused on the point that devices that use SiGe as channel material can have very high interface trap density. Compared with the ideal capacitance–voltage curve, the depletion and strong inversion region of the capacitance–voltage curve in high frequency with high interface trap density show noticeable stretch–out characteristic in the voltage axis. The degree of relative stretch–out can be found by the difference of voltages in comparison between the stretch–out capacitance–voltage curve

and ideal capacitance–voltage curve, and the average interface trap density could be extracted between the energy band gap using the found voltage difference. To verify the validity of average interface trap density extracted by the voltage difference between the ideal and stretch–out capacitance–voltage curves, the Terman ’ s method that uses the stretch–out capacitance–voltage curve characteristic was used to extract interface trap density, and the average value of the extracted interface trap density was found. By comparing the average interface trap density by the two methods, validity of the average interface trap density extracted by the voltage difference between the two curves was proved.

## 2. Device structure and simulation

The SiGe p-FinFET structure was simulated using Sentaurus 3D TCAD [9]. The density-gradient model used when considering the quantum effect of the channel, and the band gap narrowing effect and fermi statistics model were used when considering intrinsic carrier density. The hydrodynamic model and shockley-read-hall model were included to consider current density and generation-recombination. The philips unified mobility model and high-field saturation model were used to consider mobility.




Figure 1. (a) Three-dimensional structure of SiGe p-FinFET.

(b) Sectional view of Fin.

Table 1. Data of SiGe p-FinFET structure.

|                                     |                    |
|-------------------------------------|--------------------|
| $L_g$ [nm]                          | 200                |
| Channel Doping [ $\text{cm}^{-3}$ ] | $1 \times 10^{17}$ |
| S/D Doping [ $\text{cm}^{-3}$ ]     | $1 \times 10^{20}$ |
| EOT [nm]                            | 1.25               |
| Work Function [eV]                  | 4.6                |
| Channel Si/Ge Rate [%]              | 75/25              |

Table 2. Simulation parameter of SiGe.

|                            |                    |
|----------------------------|--------------------|
| $E_g$ [eV]                 | 0.94               |
| Electron Affinity [eV]     | 4.054              |
| $n_i$ [ $\text{cm}^{-3}$ ] | $3 \times 10^{11}$ |

Figure 1 shows the simulation structure used in the paper, Table 1 shows the data on the structure, and Table 2 shows the parameters of the SiGe material. Figure 2 is the simulated split C–V curve of the structure in Figure 1 [10]. The capacitance by electrons and holes can be respectively separated in the split C–V. Capacitance drastically increases according to gate voltage in the accumulation region and strong inversion region where electron and hole density rapidly changes, but responsiveness according to gate voltage is small in other regions. The solid lines in Figure 2 are the ideal C–V curves which is in pure condition without interface trap between the oxide layer and channel. The dotted lines show the C–V curves with simulated high interface trap density, which are shown in the red line in Figure 3, were distributed in the interface between the oxide layer and channel.

The maximum capacitance value of the ideal C–V curve in Figure 2 can be seen by the oxide capacitance. The device was considered as a 3D structure, but the theoretical oxide capacitance value, which is the relation between permittivity and oxide thickness, is

$4.6 \times 10^{-16}$  F in which it was similar to the maximum capacitance value of the ideal C-V curve in Figure 2 which was  $4.5 \times 10^{-16}$  F. The interface trap density distribution can spatially change because it has 3D structure, but this paper focuses on finding the average interface trap density rather than the spatial interface trap density. Therefore it was assumed that the interface trap density was spatially, uniformly distributed as shown in the red solid lines in Figure 3 in the FinFET structure in Figure 1.




Figure 2. Simulation C-V curve of SiGe p-FinFET.




Figure 3. Interface trap density inputted in simulation (red line) and extracted by Terman's method (black dotted line).

### **3. Extraction of interface trap density**

When the frequency of AC signals applied to the gate is low, interface trap adds capacitance components due to the characteristics of trapping or de-trapping of electrons in the interface trap. Due to the reason above, a hump is generated in the C-V curve. However, interface trap do not react to AC signals and react to DC gate voltage when high frequency AC signals are applied to the gate. DC gate voltage changes the surface potential and this change of potential changes the location of Fermi level. Electrons are trapped by interface trap in locations lower than the fermi level in which the amount of electrons trapped by the interface traps changes according to the location of fermi level in high frequency DC signals. Thus, the electrons trapped in the

interface trap influence the surface potential to show a stretch-out C-V curve compared to the ideal C-V curve as shown in Figure 2. Looking into the C-V curve in high frequency AC signals, the C-V curve is not dependent to the responsiveness of interface trap unlike low frequency AC signals in which slow interface trap can sufficiently contribute in trapping electrons. Therefore, interface trap density higher than other methods can be extracted by using the stretch-out characteristics of C-V curve in high frequency.

### 3.1. Extraction of interface trap density using the Terman' s method

The Terman' s method [11,12] is also called as the high frequency C-V method and uses the stretch-out characteristics of C-V curve of high frequency due to interface trap as explained above. In Figure 2 where the ideal C-V curve and C-V curve showing stretch-out characteristics due to interface trap are compared, surface potential is equivalent if the capacitance is the same despite of different voltage. Using this fact, the voltage difference of same capacitance between the ideal C-V curve and stretch-out C-V curve can be found as Equation (2). The surface potential that changes according to gate voltage can be found by using Equation (1) and the ideal C-V curve. In Equation (1), D is

the integration constant and can be made 0 by considering flat band voltage. Using this surface potential, distribution of interface trap density existing in the energy band gap can be shown according to the energy band. Then, the difference of gate voltages found in Equation (2) can be expressed as a function of surface potential like Equation (3) and the interface trap density can be found by using Equation (3). Figure 3 is based on the intrinsic Fermi level( $E_i$ ) in the energy band gap( $E_g$ ) in which the negative direction is close to the valence band( $E_v$ ) and the positive direction is close to the conduction band( $E_c$ ). The black dotted line in Figure (3) is the interface trap density extracted by Equation (3). It was seen that this well corresponded to the red lines in Figure (3).

$$\phi_s = \int_{V_{G1}}^{V_{G2}} (1 - C/C_{ox}) dV_G + D \quad (1)$$

$$\Delta V_G = V_{G,Dit} - V_{G,ideal} \quad (2)$$

$$D_{it,Terman} = \frac{C_{ox}}{q} \left( \frac{dV_G}{d\phi_s} - 1 \right) - \frac{C_s}{q} = \frac{C_{ox}}{q} \frac{d\Delta V_G}{d\phi_s} \quad (3)$$

$$D_{it,\Delta V} = \frac{C_{ox}}{q} \frac{(\Delta V_{Dit} - \Delta V_{ideal})}{\Delta Energy} \quad (4)$$

## 3.2. Extraction of average interface trap density using voltage difference

Like the Terman's method that was referred above, the method extracting interface trap density using voltage difference also uses the stretch-out characteristics of the inversion and depletion regions in the interface trap existing C-V curve. Figure 4. (a) shows the C-V curve between the gate and drain/source of the inversion region of a SiGe p-FinFET and Figure 4. (b) shows the C-V curve between the gate and substrate of the depletion region. For comparison with the Terman's method, average interface trap density was extracted from the same energy band. Like the Terman's method, the fact was used that the surface potential is equivalent if the capacitance is the same.

$\Delta V_{\text{ideal}}$  in Figure 4. (a) and (b) are the voltage regions where interface trap density were found by the Terman' s method in the energy band in Figure 3. Using Equation (1), it could be found that  $C_{\text{gds}}$  in the ideal C–V curve at the  $-0.24 \text{ V} \sim -0.08 \text{ V}$  corresponds to the energy band of  $-0.28 \text{ eV} \sim -0.13 \text{ eV}$  and  $C_{\text{gb}}$  in the  $0.2 \text{ V} \sim 0.44 \text{ V}$  voltage interval corresponds to the energy band of  $0.135 \text{ eV} \sim 0.365 \text{ eV}$ .  $\Delta V_{\text{Dit}}$  of the stretch–out C–V curve can be found by using the  $C_{\text{gds}}$  values at  $-0.24 \text{ V}$  and  $-0.08 \text{ V}$ , and capacitance values corresponding to the  $C_{\text{gb}}$  values at  $0.2 \text{ V}$  and  $0.44 \text{ V}$  from the ideal C–V curve. Through this method, the values of  $\Delta V_{\text{ideal}}$  of  $C_{\text{gds}}$ ,  $\Delta V_{\text{Dit}}$  of  $C_{\text{gds}}$ ,  $\Delta V_{\text{ideal}}$  of  $C_{\text{gb}}$ , and  $\Delta V_{\text{Dit}}$  of  $C_{\text{gb}}$  were shown to be  $0.16 \text{ V}$ ,  $0.415 \text{ V}$ ,  $0.24 \text{ V}$  and  $0.59 \text{ V}$ , respectively as shown in Figure 4. (a) and (b).

Wider voltage interval of same capacitance values than the voltage interval in the ideal C–V curve means that the C–V curve

shows stretch-out characteristics due to interface trap density in the energy band and the average interface trap density existing in the energy band can be found by Equation (4).  $\Delta E_{\text{Energy}}$  in Equation (4) is the energy band of desired average interface trap density and the oxide capacitance can be found by permittivity and oxide layer thickness. The value of stretch-out characteristics of C-V curve due to interface trap density can be found by the difference between  $\Delta V_{\text{Dit}}$  and  $\Delta V_{\text{ideal}}$ .




Figure 4. Comparison of voltage difference between ideal and stretch-out C-V curve (a)  $C_{gds}$  and (b)  $C_{gb}$ .

## 4. Conclusion

Average interface trap density existing in the energy band gap was found using Equation (4) and was also found by the Terman' s method to compare average interface trap density. Average value was found by integrating interface trap density at the energy band gap and the average interface trap density found by the two methods are shown in Table 3. As seen in the results of Table 3, average interface trap density was found to have values very similar to the Terman' s method in the same energy band even with simple voltage difference.

Interface trap density could be found using the high frequency ideal C-V curve and stretch-out C-V curve. Devices using SiGe have very poor interface condition and this poor interface condition causes the high frequency C-V curve to stretch out. In finding high interface trap density, the Terman' s method allows more accurate

interface trap density distribution according to energy band, but there is inconvenience that voltages and surface potentials must be repetitively extracted from each capacitance with different values. On the other hand, when using the method, voltage difference mentioned in this paper, average interface trap density distributed in the energy band gap can be extracted simply and accurately. As a result, it was verified that method using voltage difference is reasonable to extract average interface trap density in SiGe p-FinFET with high density interface trap.

The Terman's method and voltage difference using method both require ideal C-V curves. However, it is difficult to gain these ideal curves in actual devices. In these situations, a structure that is very close to the actual device can be made through simulation to extract the ideal C-V curve in which it can become an outstanding alternative in the difficulty above when used in analysis of device characteristics.

In this study, the measurements were substituted to simulation. However, actually measured data should be included in analysis

along with the ideal C–V curves extracted by simulation to prove valid conclusions in future work.

Table 3. Average interface trap density extracted by Terman’ s method and voltage difference.

|   | $C_{gds}$               | $C_{gb}$                |
|---|-------------------------|-------------------------|
| $\Delta E_{energy}$<br>( $E-E_i$ ) [eV]         | 0.15<br>(-0.28 ~ -0.13) | 0.23<br>(0.135 ~ 0.365) |
| $D_{it,\Delta V}$<br>[ $cm^{-2}\cdot eV^{-1}$ ] | $2.9 \times 10^{13}$    | $2.6 \times 10^{13}$    |
| $D_{it,Terman}$<br>[ $cm^{-2}\cdot eV^{-1}$ ]   | $3 \times 10^{13}$      | $2.9 \times 10^{13}$    |

## References

- [1] Kyong Taek Lee, Min Sang Park, Chang Yong Kang, Yoon-Ha Jeong, “A Study on Carrier Injection Velocity in sub-100nm SiGe Channel pMOSFETs Using RF C-V Measurement” , *2010 IEIE Sumer Conference*, pp. 597-598, June 2010.
- [2] Muhammad Nawaz, Mikael Ostling, “A Design Evaluation of Strained Si-SiGe on Insulator (SSOI) Based Sub-50nm nMOSFETs ” , *Journal of Semiconductor Technology and Science*, Vol. 8, No. 3, pp. 136-147, June 2005.
- [3] Paek Seung Hyuck, Shim Tae Hun, Moon Joon Seok, Cha Won Jun, and Paek Jae Gun, “Effect of Ge mole fraction and Strained Si Thickness on Electron Mobility of FD n-MOSFET fabricated on Strained Si/Relaxed SiGe/SiO<sub>2</sub>/Si” , *Journal of The Institute of Electronics Engineers of Korea*, Vol. 41-SD, No. 10, pp. 1-7, October 2004.

- [4] Jakub Walczak, Bogdan Majkusiak, “Theoretical Study of Electron Mobility in Double-Gate Field Effect Transistors with Multilayer (strained-)Si/SiGe Channel”, *Journal of Semiconductor Technology and Science*, Vol. 8, No. 3, pp. 264–275, September 2008.
- [5] Y-J Song, J-W Lim, S-H Kim, H-C Bae, J-Y Kang, K-W Park, K-H Shin, “Effects of Si-cap layer thinning and Ge segregation on the characteristics of Si/SiGe/Si heterostructure pMOSFETs”, *Solid-State Electronics*, 46, pp. 1983–1989, 2002.
- [6] I. Ok, K. Akarvardar, S. Lin, M. Baykan, C. D. Young, P. Y. Hung, M. P. Rodgers, S. Bennett, H. O. Stamper, D. L. Franca, J. Yum, J. P. Nadeau, C. Hobbs, P. Kirsch, P. Majhi, R. Jammy, “Strained SiGe and Si FinFETs for High Performance Logic with SiGe/Si stack on SOI”, *IEEE IEDM*, pp. 776–779, 2010.
- [7] T. Ngai, X. Chen, J. Chen, and S. K. Banerjee, “Improving SiO<sub>2</sub> / SiGe interface of SiGe p-metal-oxide-silicon field-effect

- transistors using water vapor annealing” , *Appl. Phys. Lett.*, Vol. 80, No. 10, pp. 1773–1775, 11 March 2002.
- [8] D. Veksler, G. Bersuker, L. Morassil, J. H. Yum, G. Verzellesi, Wei-E Wang, P. D. Kirsch, “Extraction of interfacial state density in high-k/III-V gate stacks: problems and solutions” , *IEEE NMDC*, National Cheng Kung Univ., Tainan, Taiwan, October 2013.
- [9] Synopsys Inc., Mountain View, CA, Version I–2013. 12, 2013.
- [10] Sasa Mileusnic, Milos Zivanov and Predrag Habas, “MOS Transistors Characterization by Split C–V Method” , *in Proc. of CAS2001*, Vol. 2, pp. 503–506, October 2001.
- [11] L. M. Terman, “An investigation of surface states at a silicon/silicon oxide interface employing metal–oxide–silicon diodes” , *Solid–State Electronics*, Vol. 5, pp. 285–299, 1962.
- [12] D. K. Schroder, Semiconductor material and device characterization, *John Wiley & Sons, Inc.*, pp. 350–352, 2006.
- [13] Hyunsoo Kim, Youngsoo Seo, and Hyungcheol Shin, “Extraction of Average Interface Trap Density using

Capacitance–Voltage Characteristic at SiGe p–FinFET and Verification using Terman’s Method” , *Journal of The Institute of Electronics and Information Engineering*, Vol. 52, No. 4, pp. 668–673, April 2015.

## 초 록

# SiGe p-FinFET의 C-V 특성을 이용한 평균 계면 결함 밀도 추출과 Terman의 방법을 이용한 검증

성 명 : 김 현 수

학과 및 전공 : 전기정보공학부

The Graduate School

Seoul National University

이 논문에서는, SiGe p-FinFET의 이상적인 커패시턴스-전압 곡선과 높은 계면 결함 밀도에 의하여 늘어진 커패시턴스 전압 곡선의 차이를 이용하여 간편하고 정확하게 평균 계면 결함 밀도를 추출할 수 있는 새로운 방법을 제안하고 시뮬레이션을 이용하여 증명하였다.

우선, SiGe p-FinFET 시뮬레이션에서 높은 주파수의 이상적인 커패시턴스-전압 곡선과 산화막과 채널의 계면에 높은 계면 결함 밀도가 존재하여 늘어진 커패시턴스-전압 곡선을 구하였다. 시뮬레이션으로 구한 두 가지 곡선을 이용하여 Terman의 방법과 이 논문에서 고안된 두 곡

선의 전압 차이를 이용한 방법으로 동일한 에너지 밴드 영역에서 평균 계면 결함 밀도를 추출하였다.

이 논문에서 제안된 두 곡선의 전압 차이를 이용하여 추출한 평균 계면 결함 밀도를 Terman의 방법으로 추출한 평균 계면 밀도와 비교하여, 전압 차이를 이용하여 추출한 평균 계면 결함 밀도가 높은 계면 결함 농도를 갖는 SiGe p-FinFET에서 평균 계면 결함 농도를 추출하기에 적합하다는 것을 증명하였다.

**주요어** : 전압차이, 계면 결함 밀도, SiGe, Terman의 방법, p-FinFET

**학 번** : 2014-21653