



저작자표시-비영리-변경금지 2.0 대한민국

이용자는 아래의 조건을 따르는 경우에 한하여 자유롭게

- 이 저작물을 복제, 배포, 전송, 전시, 공연 및 방송할 수 있습니다.

다음과 같은 조건을 따라야 합니다:



저작자표시. 귀하는 원저작자를 표시하여야 합니다.



비영리. 귀하는 이 저작물을 영리 목적으로 이용할 수 없습니다.



변경금지. 귀하는 이 저작물을 개작, 변형 또는 가공할 수 없습니다.

- 귀하는, 이 저작물의 재이용이나 배포의 경우, 이 저작물에 적용된 이용허락조건을 명확하게 나타내어야 합니다.
- 저작권자로부터 별도의 허가를 받으면 이러한 조건들은 적용되지 않습니다.

저작권법에 따른 이용자의 권리는 위의 내용에 의하여 영향을 받지 않습니다.

이것은 [이용허락규약\(Legal Code\)](#)을 이해하기 쉽게 요약한 것입니다.

[Disclaimer](#)

**Ph.D. Dissertation**

**Design and Fabrication of  
AlGa<sub>N</sub>/Ga<sub>N</sub>-on-Si FETs for Ka-  
band MMICs**

**Ka-대역 MMICs를 위한 AlGa<sub>N</sub>/Ga<sub>N</sub>-on-Si FETs의  
설계 및 공정에 관한 연구**

**February 2018**

**Graduate School of Electrical and Computer  
Engineering  
Seoul National University**

**Dong-Hwan Kim**

# Abstract

As the power amplifiers (PAs) become increasingly important for use in communication of wireless and satellite, and military applications, a high operation frequency bands are highly desired for microwave transistors and monolithic microwave integrated circuits (MMICs) due to the tremendous usage of bandwidth. Since the performance of current Si, GaAs, or InP technology does not satisfied next-generation, high-power amplifiers with their inherent material limitation, GaN based materials have been intensively explored for past few decades in the aspects of their excellent properties, such as wide bandgap and high electron saturation velocity. Especially, GaN-on-Si technology is of particular interest to radio frequency (RF) industry because of the potential for low cost and the large volume of wafer production.

This work firstly introduced the overall key process technologies of GaN millimeter-wave (mmw) device including ohmic contact, isolation, passivation, and gate process. For passivation process, we have decided the thickness of dielectric layer considering both mitigations of peak electrical field at the gate edge and degradation of small-signal characteristics due to an increase of parasitic capacitances. Also, gate structure was taken account of minimizing parasitic capacitances with short gate field-plate. The gate metal stack for millimeter-wave applications was suggested nickel and gold with molybdenum as diffusion barrier metal to achieve good thermal stability on RF performances.

The final goal of this work was improvement of output power of Ka-band GaN HEMT device and MMIC PA using the proper AlGaIn/GaN heterostructure on Si substrate with several technologies that dealt with modifying GaN epitaxial structure, applying high-k dielectric on passivation process, and employing recessed metal-insulator-semiconductor (MIS) structure on gate instead of metal-semiconductor (Schottky) based on above overall processes of GaN mmw device. Using AlGaIn/GaN heterostructure with undoped GaN buffer demonstrated better small-signal and large-signal characteristics at 18 GHz load-pull measurement which indicated the direction of epitaxial structure for mmw application. The MIS gate structure with high-k dielectric satisfied low gate leakage current and low current collapse at a time resulted in higher output power than the conventional Schottky gate structure.

To demonstrate 26.5~27 GHz GaN MMIC PA, we also optimized each fabrication process of passive elements including NiCr thin film resistor (TFR), metal-insulator-metal (MIM) capacitor, and coplanar waveguide (CPW) transmission line. Finally, the fabricated MMIC PA with employing thin SiN<sub>x</sub> interface layer for dual MIS structure, ion implantation for device isolation, and field-plated Y-gate for low gate resistance and parasitic capacitance achieved higher output power without degradation of gain at higher operation voltage than conventional Schottky gate at higher center frequency. The front process technologies we developed in this work showed the potential of GaN-on-Si technology for mmw application with watt-level output power. The packaging with good thermal management and design

method of MMIC for the higher output power and PAE (power-added efficiency) might improve the performance of GaN-on-Si MMIC PA.

**Keywords:** AlGaIn/GaN HEMTs, GaN epitaxial layer, gate structure, passivation, high-k dielectric, metal-insulator-semiconductor (MIS), Ka-band, out power, power amplifier (PA), monolithic microwave integrated circuit (MMIC)

**Student Number:** 2014-30307

# Contents

<b>List of Tables</b> .....	viii
<b>List of Figures</b> .....	x
<b>Chapter 1. Introduction</b> .....	1
1.1 Background .....	1
1.2 GaN for RF Applications .....	7
1.3 Substrates for GaN Growth .....	10
1.4 Research Aims .....	13
1.5 References .....	15
<b>Chapter 2. Overall Process Technologies of GaN-on-Si Millimeter-wave Devices</b> .....	20
2.1 Introduction .....	20
2.2 Device Fabrication Processes .....	21
2.2.1 Process Flow .....	21
2.2.2 Ohmic Contact .....	23
2.2.3 Device Isolation .....	28
2.2.4 Passivation .....	33
2.2.5 Gate Formation .....	38

2.3 Schottky Gate Metal .....	41
2.3.1 DC and Pulsed Characteristics .....	42
2.3.2 Gate Resistance .....	45
2.3.3 Small-signal Characteristics .....	48
2.4 References .....	51

**Chapter 3. Improving Output Power of Ka-band AlGaIn/GaN HEMTs on Si Substrate .....**

3.1 Introduction .....	58
3.2 Epitaxial Structure .....	59
3.2.1 AlGaIn Barrier Layer .....	59
3.2.2 Buffer Doping .....	61
3.2.3 Experiments .....	64
3.2.4 DC and RF Characteristics .....	65
3.2.5 Analysis of Materials Properties .....	71
3.3 Passivation Process .....	76
3.3.1 Current Collapse for GaN HEMT .....	76
3.3.2 SiN <sub>x</sub> Passivation .....	80
3.3.3 Dual Passivation with High-k Dielectric .....	86
3.3.4 Results on Sub-micrometer Device .....	88
3.3.5 Process Issues of Dual Passivation .....	92
3.4 References .....	95

<b>Chapter 4. Recessed MIS AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs for Ka-band Application</b>	101
4.1 Introduction	101
4.2 Gate Recess Etching Process	102
4.2.1 Damage and Recovery	103
4.2.2 Effects of Etching Depth on Device	106
4.3 Advantages and Disadvantages of High-k MIS	110
4.3.1 DC and RF Characteristics	110
4.3.2 Issues on Small-Signal Characteristics	115
4.4 PEALD SiN <sub>x</sub> for Interface Layer	119
4.5 Device characteristics	122
4.6 References	130
<b>Chapter 5. Demonstration of Ka-band AlGa<sub>N</sub>/Ga<sub>N</sub> MMICs Power Amplifier</b>	135
5.1 Introduction	135
5.2 Active Device Layout	136
5.3 Active Device Modeling	138
5.4 Thin Film Resistor (TFR)	147
5.5 Metal-Insulator-Metal (MIM) Capacitor	152
5.5.1 Frequency Response of MIM Capacitor	152
5.5.2 Breakdown Voltage of MIM Capacitor	157
5.6 Coplanar Waveguide (CPW) Transmission Lines	162

5.7 Unit Power Cell Design & MMIC Process	163
5.8 Performances of Fabricated MMIC PA	170
5.8.1 Small-Signal Characteristics	170
5.8.2 Large-Signal Characteristics	176
5.8.3 Reliability of GaN-on-Si MMIC PA	182
5.9 References	188
<b>Chapter 6. Conclusions and Future Works</b>	<b>194</b>
6.1 Conclusions	194
6.2 Future Works	197
<b>Abstract in Korean</b>	<b>198</b>
<b>Research Achievements</b>	<b>200</b>

# List of Tables

Table 1.1 Comparison of physical properties between silicon and wide bandgap materials .....	3
Table 1.2 Physical properties of semiconductor materials for high-frequency application .....	8
Table 1.3 Various semiconductor materials for RF applications and their advantages [source: MACOM] .....	9
Table 1.4 Physical properties of various materials for the substrate of GaN devices .....	12
Table 2.1 GaN etching condition of both low and high DC bias with ICP-RIE and high DC bias with RIE .....	30
Table 2.2 The effects of T-gate (left) and field-plated gate (right) structures on RF device .....	39
Table 3.1 The aspect ratio and structure of AlGaN barrier layer of GaN HEMTs for K ~ Ka band .....	60
Table 3.2 Process details of PECVD and Cat-CVD SiN <sub>x</sub> deposition .....	80
Table 4.1 Extracted small-signal parameters with different gate recess etching depth at V <sub>DS</sub> = 18V without de-embedding .....	109
Table 4.2 Process sequence of PEALD SiN <sub>x</sub> using ICP-CVD. The growth rate is 0.5 Å/cycle .....	122
Table 5.1 Material properties of TaN and NiCr thin film resistors .....	148
Table 5.2 The change of sheet resistance and resistivity of NiCr TFR on two different substrates with solvent cleaning and Cr etching by Cr-7 etchant .....	149
Table 5.3 The conditions and properties of used SiN <sub>x</sub> dielectric for MIM	

capacitor .....	158
Table 5.4 The required and resulted properties of MIM dielectric .....	158
Table 5.5 The properties of the dielectrics for both device protection (top) and MIM capacitor (bottom). Dry etch rate was measured by using SF2 20W RIE and wet etch rate was measured with B.O.E 7:1 .....	169
Table 5.6 Different process conditions of the fabricated MMICs. Wafer 1 and 2 are the same epitaxial structures .....	172

# List of Figures

Figure 1.1 Lattice constants and band-gap energies for compound semiconductor materials .....	1
Figure 1.2 Crystal structure of wurzite Ga-face and N-face GaN .....	5
Figure 1.3 Polarization induced sheet charge density and directions of the spontaneous and piezoelectric polarization in Ga- and N-face strained and relaxed AlGaN/GaN heterostructures .....	6
Figure 1.4 Energy band of an undoped AlGaN/GaN heterostructure after the two layers contact. Electrons will flow into the GaN side and accumulate at the AlGaN/GaN interface resulted in forming 2DEG .....	7
Figure 1.5 Limiting factors of output power of GaN microwave devices that should be improved .....	14
Figure 2.1 Process flow of GaN HEMT: (a) surface cleaning and SiN <sub>x</sub> passivation (b) ohmic contact (c) device isolation (mesa etching or ion implantation) (d) damaged SiN <sub>x</sub> removal (e) SiN <sub>x</sub> re-passivation (f) Gate process (g) SiN <sub>x</sub> 2nd passivation (h) ohmic open and M1 metal (i) M2 metal with air-bridge .....	22
Figure 2.2 (a) The value of contact resistances with different distance between metal contact and 2DEG channel at each annealing temperature for Si/Ti/Al/Mo/Au ohmic contact. (b) SEM image of ohmic contact with the source-drain distance of 2 μm .....	24
Figure 2.3 (a) The result of Ti/Al/Mo/Au ohmic contact with thin Ge bottom layer instead of Si. (b) Microscope images of GaN ohmic contact with both Si and Ge as the bottom layers .....	25
Figure 2.4 Process flow of non-Au ohmic contact. The Ti/Al metal was directly contacted with the 2DEG channel by fully recessed etching .....	26

Figure 2.5 (a) The source-drain current density with different acid surface treatment before the ohmic contact. (b) Microscope and SEM images of non-Au ohmic contact. (c) The contact resistance with various Ti/Al ratio and annealing temperature .....	27
Figure 2.6 (a) SEM images after mesa etching for device isolation. (b) Soft breakdown voltages with increasing mesa etching depth .....	28
Figure 2.7 (a) Soft breakdown voltages depend on etching condition. (b) Change of current density after the N <sub>2</sub> plasma treatment at the surface .....	29
Figure 2.8 Simulation result of depth profile of implanted Ar <sup>+</sup> ions with 30 keV and 160 keV energies .....	31
Figure 2.9 Isolation current densities after mesa etching and ion implantation with and without post-implant annealing. Ar <sup>+</sup> ions were implanted with beam tilt of 7° .....	31
Figure 2.10 Transfer characteristics of both devices with mesa etching and ion implantation. The source-drain distance is 16 μm, and source-gate distance is 2 μm .....	32
Figure 2.11 Small-signal characteristics of fabricated devices with different isolation processes .....	33
Figure 2.12 (a)(b) Simulation results of electric field between the gate and drain with increasing the thickness of passivation layer .....	34
Figure 2.13 (a) Drain off-state breakdown characteristics of the devices with 60 nm and 120 nm passivation layers. (b) Also pulsed I-V characteristics of both devices at V <sub>GSQ</sub> = -6 V and V <sub>DSQ</sub> = 25 V .....	35
Figure 2.14 (a) Current gain cut-off frequency ( $f_T$ ) characteristics and (b) extracted C <sub>gs</sub> values with different gate lengths .....	36
Figure 2.15 Simple model used for estimating extrinsic parasitic capacitances ( $y = 1/d$ ) .....	37

Figure 2.16 SEM images of (a) T-gate (Y-gate) and (b) field-plated gate with gate length of 150 nm .....	38
Figure 2.17 Small-signal characteristics of 110 nm AlGaIn/GaN HEMT with various length of gate field-plate to the drain side .....	40
Figure 2.18 Two-terminal (gate-drain) gate reverse leakage current characteristics of the fabricated AlGaIn/GaN-on-Si Schottky HEMTs with gate length of 0.25 $\mu\text{m}$ at $V_{GS} = -100\text{ V}$ (measurement from three devices at each annealing temperature) with gate metal stacks comprising Ni/Au and Ni/Mo/Au Annealing time was 2 min at each temperature .....	43
Figure 2.19 Pulsed I-V characteristics of the devices with gate metal stacks comprising (a) Ni/Au and (b) Ni/Mo/Au. Pulse width = 200 ns and period = 1 ms. While the quiescent bias conditions for the gate lag measurements were - 5 V, and the drain lag measurements were up to 30 V .....	43
Figure 2.20 Extracted ideality factors as a function of annealing temperature for the Ni/Au and Ni/Mo/Au Schottky contacts .....	44
Figure 2.21 Measured gate current as a function of on-state high power stress condition of the Ni/Au and Ni/Mo/Au gate metal stacks at room temperature. $V_{GS} = 0\text{ V}$ , $V_{DS} = 50\text{ V}$ .....	45
Figure 2.22 Two-point measured metal resistance (a) versus annealing temperature for annealing times of 2 min (solid data points) and 5 min (empty data points); and (b) versus line pattern length after annealing at 500°C for 5 min, where the initial resistance values of the three metal stacks (green data points) were almost identical .....	47
Figure 2.23 TEM images and EDS analysis of the (a) Ni/Au and (b) Ni/Mo/Au gate metal stacks after annealing at 500°C for 5 min. EDS analysis of the each gate metal stack performed at the center of the metal line pattern .....	48
Figure 2.24 Small-signal characteristics of fabricated $2 \times 50\text{ }\mu\text{m}$ devices with	

gate metal stacks comprising (a) Ni/Au (=40/360 nm), (b) Ni/Mo/Au (=40/10/360 nm), and (c) Ni/Mo/Au (=40/20/360 nm) at each gate voltage of maximum transconductance before and after annealing. The annealing temperature was 500°C for 5 min .....50

Figure 3.1 (a) Advantages of GaN materials and devices. (b) And their operation voltages with respective target frequencies .....59

Figure 3.2 The influence of short channel effect of GaN HEMT on cut-off frequency. The high drain operation voltage can increase the short channel effect .....61

Figure 3.3 Mechanism of i-GaN buffer doping by Fe or C to reduce buffer leakage current .....62

Figure 3.4 (a) The structure of AlGaIn/GaN epitaxial layers of both C and Fe doped on GaN buffer. (b) Comparison of isolation current densities of C and Fe doped structures with increasing isolation depth .....63

Figure 3.5 The structures and characteristics of three wafers used for evaluating the effects of C-doping on GaN buffer. All wafers were supplied by NTTAT corp. ....64

Figure 3.6 (a) FWHMs of X-ray rocking curves (in arcsec) for three different wafers. (b) Buffer leakage current characteristics of each wafer. Isolation depths were 350 nm .....65

Figure 3.7 Log scale transfer characteristics of the fabricated devices with un-doped and C-doped buffer layer .....67

Figure 3.8 Off-state drain leakage current characteristics of the fabricated devices on each wafer structures .....67

Figure 3.9 Pulsed I-V characteristics of the devices with (a) un-doped buffer (b) C-doped buffer (350 nm GaN channel) (c) C-doped buffer (400 nm GaN channel). The pulse width and period were 200 ns and 1 ms, respectively. The quiescent bias conditions for the gate

lag measurements were applied considering each threshold voltage, and drain lag measurements were 25 V, respectively ··68

Figure 3.10 (a) Small-signal characteristics of fabricated  $2 \times 50 \mu\text{m}$  devices with un-doped and C-doped buffer layers at gate voltage of -1.6 V, -2 V, and -3 V, respectively, considering each threshold voltage. (b)  $f_T$  and  $f_{\text{max}}$  characteristics as a function of drain bias voltages. (c)  $f_{\text{max}}$  characteristics as a function of the gate bias voltages .....69

Figure 3.11 Large-signal characteristics measured at 18 GHz with drain bias voltage of 24 V .....71

Figure 3.12 PL spectra of the samples (a) on the GaN cap layer surface (b) at the GaN channel layer, and (c) at the GaN buffer layer. The measurements were carried out with the wavelength of 266 nm .....73

Figure 3.13 Raw data of measured SIMS profiles for wafer structure 1 and 2, respectively. Oxygen and silicon impurities were also detected through all depth of wafers .....74

Figure 3.14 The result of TEM energy dispersive spectroscopy (EDS) for the wafer with C-doped buffer .....75

Figure 3.15 The structure of AlGaIn/GaN HEMT and location of various traps .....77

Figure 3.16 Schematic representation of the charge distribution in a GaN-based HEMT and the effect of the virtual gate .....78

Figure 3.17 Charge distribution and conduction band diagram of GaN cap/AlGaIn/GaN heterostructure .....78

Figure 3.18 I-V characteristics with load line showed to maximize the region of the RF power triangle .....79

Figure 3.19 The current collapse phenomena with different passivation process. The pulse width and period of pulsed I-V measurements were 200 ns and 1 ms, respectively .....81

Figure 3.20 Pulsed I-V measurements for both PECVD and Cat-CVD passivation with only negative $V_{GSQ}$ stress and positive $V_{DSQ}$ stress, respectively. The pulse width and period were 200 ns and 1 ms	83
Figure 3.21 Drain off-state leakage current characteristics of various conditions of passivation processes. The post annealing results were performed with post-gate metallization annealing (PMA) at 500 °C 10 min instead of PDA	84
Figure 3.22 Pulsed I-V characteristics of the devices with dual $SiN_x$ passivation with different thickness of bottom interfacial layers before and after PMA	85
Figure 3.23 Drain off-state leakage current characteristics of dual $SiN_x$ passivation with different thickness of bottom interfacial layers before and after PMA	86
Figure 3.24 (a) The structure of fabricated AlGaIn/GaN Schottky HEMT device with $SiN_x/HfO_2$ dual passivation layer. (b) The comparison of transfer characteristics between single and dual passivated devices	87
Figure 3.25 Pulsed I-V characteristics of the devices with three different passivation layers. The total thickness of passivation layer was same as 60 nm and only the portion of $HfO_2$ layer was changed	88
Figure 3.26 SEM images after gate foot etching for both single $SiN_x$ and dual $SiN_x/HfO_2$ passivation layers. The final gate lengths were similar as 200 nm	88
Figure 3.27 Pulsed I-V characteristics of fabricated 0.2 $\mu m$ AlGaIn/GaN HEMTs-on-Si with different length of gate field-plate ( $L_{GF}$ )	90
Figure 3.28 Pulsed I-V characteristics only with increasing negative $V_{GSQ}$ for each device	90

Figure 3.29 Gate to drain 2-terminal breakdown measurements for devices with both single and dual passivation layers .....	91
Figure 3.30 Extracted small-signal parameters versus drain voltages for the devices with three different passivation layer .....	92
Figure 3.31 (a) Problem with undercut profile after SiN <sub>x</sub> /HfO <sub>2</sub> dual layer etching. (b) The etching selectivity and change of etching rate of SiN <sub>x</sub> bottom layer before and after HfO <sub>2</sub> etching .....	93
Figure 3.32 SEM images of two-step etching for dual passivation layer. First-step was CF <sub>4</sub> /O <sub>2</sub> high power etching for HfO <sub>2</sub> , and second-step was SF <sub>6</sub> low power etching for SiN <sub>x</sub> .....	94
Figure 4.1 Cross-sectional images of MIS structure with gate recess etching for maintaining high aspect ratio .....	103
Figure 4.2 Hall-measurement results with removing AlGa <sub>0.3</sub> N barrier layer by BCl <sub>3</sub> /Cl <sub>2</sub> power etching .....	104
Figure 4.3 (a) Hall-measurement results with various curing process of recess etching damage. (b) The effect on 2DEG channel of each process step when forming MIS structure .....	105
Figure 4.4 (a) Transfer and (b) Output I-V characteristics of the fabricated 150 nm AlGa <sub>0.3</sub> N/GaN recessed MIS HEMTs-on-Si with increasing gate recess etching depth .....	106
Figure 4.5 (a) Gate forward and (b) 2-terminal reverse characteristics of the fabricated 150 nm AlGa <sub>0.3</sub> N/GaN recessed MIS HEMTs-on-Si with increasing gate recess etching depth .....	108
Figure 4.6 The structure of fabricated 150 nm AlGa <sub>0.3</sub> N/GaN recessed MIS HEMT-on-Si with HfON gate insulator of 8 nm and comparison of transfer characteristics with conventional non-recessed Schottky HEMT .....	111
Figure 4.7 Log scale of transfer characteristics of fabricated 150 nm AlGa <sub>0.3</sub> N/GaN recessed MIS HEMT-on-Si. The minimum sub-threshold slope was 105 mV/dec which was quite small value for 150 nm	

gate length .....	112
Figure 4.8 Drain off-state leakage current of both Schottky and recessed MIS-HEMT with HfON as the gate insulator .....	113
Figure 4.9 Pulsed I-V characteristics of (a) Schottky HEMT with SiN <sub>x</sub> single passivation (b) recessed MIS-HEMT with SiN <sub>x</sub> /HfON dual passivation .....	114
Figure 4.10 Large-signal characteristics at 18 GHz for both Schottky and recessed MIS-HEMT with HfON as the gate insulator .....	115
Figure 4.11 Drain output characteristics with different sweep range to verify the effect of drain voltage on electrons in 2DEG channel .....	117
Figure 4.12 Log scale of transfer characteristics of fabricated 150 nm AlGaIn/GaN recessed MIS HEMT-on-Si with increasing applied drain voltage .....	118
Figure 4.13 The result of threshold voltage ( $V_{th}$ ) instability of the fabricated each recessed MIS-HEMT at the drain voltage of 0.1 V with various gate insulators after the positive gate voltage was applied .....	120
Figure 4.14 Transfer characteristics of recessed MIS-HEMTs with (a) SiN <sub>x</sub> in ICP-CVD chamber and (b) SiON in ALD chamber as the gate insulator with different drain voltages. Both recessed MIS-HEMTs were fabricated with same gate recess etching process and surface treatment (B.O.E 30:1) .....	121
Figure 4.15 Transfer characteristics of three different devices with linear (left) and log (right) scale. The SiN <sub>x</sub> of 1.5 nm as the interfacial layer was employed for the recessed dual MIS-HEMT .....	123
Figure 4.16 Sub-threshold slope of (a) Schottky and (b) recessed dual MIS-HEMT with different gate length at the drain voltage of 5 V .....	124
Figure 4.17 Transfer characteristics of the recessed dual MIS-HEMT with various gate length at the drain voltage of 5 V .....	124

Figure 4.18 The results of gate lag by pulsed I-V measurement for both (a) Schottky and (b) recessed dual MIS-HEMT with increase negative $V_{GSQ}$ .....	125
Figure 4.19 SEM images of top view of the fabricated $2 \times 50 \mu\text{m}$ recessed dual MIS-HEMT with gate length of $0.15 \mu\text{m}$ . The device was isolated by ion implantation .....	126
Figure 4.20 Transfer characteristics of the fabricated $0.15 \mu\text{m}$ AlGaIn/GaN recessed dual MIS-HEMT at the drain voltage of $5 \text{ V}$ .....	127
Figure 4.21 Pulsed I-V characteristics of (a) non-recessed Schottky (b) recessed dual MIS-HEMT (mesa etching) and (c) recessed dual MIS-HEMT (ion implantation). The $V_{GSQ}$ were applied considering $V_{th}$ of each device .....	128
Figure 4.22 Small-signal characteristics of both Schottky and recessed dual MIS-HEMT of $2 \times 50 \mu\text{m}$ with ion implantation for device isolation. The biased drain voltage of recessed dual MIS-HEMT could be increased for the higher $f_{max}$ .....	129
Figure 5.1 General Layout design parameters of RF devices .....	136
Figure 5.2 LineCalc. tool in ADS simulator program .....	137
Figure 5.3 Three different device layouts with varying gate pitch or the area of source and drain pad .....	137
Figure 5.4 Device layout with various size and chip images of the fabricated devices .....	138
Figure 5.5 Layout design for de-embedding including Thru., Open, and Short patterns with various gate width and number of gate .....	138
Figure 5.6 Small-signal equivalent circuit (top) and equivalent circuit at pinch-off state for extraction of extrinsic parameters (bottom) and their equations .....	140
Figure 5.7 Extracted non-scalable extrinsic parameters with various total gate width .....	141

Figure 5.8 The examples of estimating the accuracy of our small-signal parameters extraction by drawing smith chart reversely .....	142
Figure 5.9 Comparison between measured and modeled (a) scaled drain current (b) capacitance of $4 \times 37 \mu\text{m}$ AlGaN/GaN recessed MIS-HEMT .....	143
Figure 5.10 Large-signal equivalent circuit including thermal and trap effect .....	144
Figure 5.11 Equipment (DIVA) for pulsed I-V measurement (left) and hot-chuck with temperature controller (right) .....	145
Figure 5.12 Measured thermal resistances with various gate width by using pulsed I-V. All results were extracted without any thermal packaging .....	145
Figure 5.13 Comparison between measured and revised drain current model (right) considering trap effect .....	146
Figure 5.14 (a) Layout design of TFR with $20 \Omega/\text{sq}$ , representatively. (b) 2-point measurement of the fabricated NiCr TFRs which were targeted on $20 \Omega/\text{sq}$ .....	150
Figure 5.15 The result of NiCr reliability test with high thermal stress which could be went through during MMIC process .....	151
Figure 5.16 (a) Cross-sectional image of MIM capacitor. (b) Layout design of MIM capacitor and an example of its model .....	152
Figure 5.17 The measured frequency response (phase) of MIM capacitor with two different size to evaluate their SRF characteristics. The measured (blue) and modeled (red) data were plotted together .....	153
Figure 5.18 The SRF characteristics of MIM capacitor of $30 \times 30 \mu\text{m}^2$ before (left) and after (right) increasing the dielectric thickness. The measured (blue) and modeled (red) data were plotted together .....	154

Figure 5.19 SRF characteristics of the fabricated MIM capacitor with three different wafers and different size. MIM capacitor on (a) low resistivity buffer (b) high resistivity buffer (c) high resistivity buffer with SiN <sub>x</sub> insulating .....	155
Figure 5.20 Frequency-phase characteristics of MIM capacitors of 30 × 30 μm <sup>2</sup> with various bottom conditions .....	156
Figure 5.21 Frequency-gain characteristics of MIM capacitors of various size .....	157
Figure 5.22 AFM measurement of the surface of bottom plate for MIM capacitor without (left) and with (right) Au metal source solvent cleaning .....	159
Figure 5.23 SEM images of image reversal patten with thick AZ5214 for sputtered metal lift-off process .....	159
Figure 5.24 Breakdown characteristics of 30 × 30 μm <sup>2</sup> MIM capacitor with metal (a) evaporation and (b) sputtering as the bottom plate. Inset of (b) shows SEM image of the fabricated MIM capacitor with air-bridge. SEM images of top view of the MIM capacitor employed in MMIC (bottom) .....	161
Figure 5.25 Layout design of CPW transmission line and ADS model (top). SEM images of CPW transmission line and air-bridge to avoid short between ground and signal (bottom) .....	162
Figure 5.26 ADS simulation results of DC drain current, RF transconductance, and MAG with the device of 8 × 50 μm .....	163
Figure 5.27 Block diagram of designed 2-stage cascade power cell .....	164
Figure 5.28 Layout design of designed 2-stage common source MMIC power amplifier for Ka-band .....	165
Figure 5.29 Entire process flow of GaN MMIC of chip level without backside process .....	166
Figure 5.30 Microscope image of the fabricated 2-stage common source	

Figure 5.31 Small-signal gain characteristics ( $S_{21}$ ) of MMICs in (a) sample 1 ( $(V_{gs1}, V_{ds1})(V_{gs2}, V_{ds2})$ ) (b) sample 2 (c) sample 3 with various DC bias .....173

Figure 5.32 Small-signal gain characteristics of (a) sample 4 ( $V_{gs1} = -2 \text{ V}/V_{ds1} = 10 \text{ V}$ ,  $V_{gs2} = -2 \text{ V}/V_{ds2} = 16 \text{ V}$ ) and sample 5 ( $-2.4 \text{ V}/12 \text{ V}$ ,  $-2.4 \text{ V}/20 \text{ V}$ ) (b) sample 6 ( $-2 \text{ V}/16 \text{ V}$ ,  $-2 \text{ V}/16 \text{ V}$ ) and sample 7 ( $-2.4 \text{ V}/12 \text{ V}$ ,  $-2.4 \text{ V}/20 \text{ V}$ ). (c) Increase of maximum gain by insulating GaN surface under the CPW transmission line .....174

Figure 5.33 Small-signal gain characteristics of (a) sample 8 ( $-1.6\text{V}/14 \text{ V}$ ,  $-1.6 \text{ V}/20 \text{ V}$ ) and sample 9 ( $-2.4 \text{ V}/14 \text{ V}$ ,  $-2.8 \text{ V}/20 \text{ V}$ ) (b) Increase of maximum gain and center frequency by employing ion implantation and Y-gate structure with low gate resistance and low parasitic capacitance .....175

Figure 5.34 Large-signal characteristics of sample 1, 2, and 3 at (a) 26 and (b) 27 GHz. The applied DC bias at each device was ( $-1.6 \text{ V}/12 \text{ V}$ ,  $-1.8 \text{ V}/18 \text{ V}$ ) for Schottky, ( $-1.6 \text{ V}/12 \text{ V}$ ,  $-1.8 \text{ V}/18 \text{ V}$ ) for SiN<sub>x</sub> MIS, and ( $-2.2 \text{ V}/18 \text{ V}$ ,  $-2 \text{ V}/14 \text{ V}$ ) for dual MIS .....176

Figure 5.35 Large-signal characteristics of sample 6 and 7 at (a) 26 and (b) 27 GHz. The applied DC bias at each device was ( $-2 \text{ V}/12 \text{ V}$ ,  $-2 \text{ V}/18 \text{ V}$ ) for Schottky, ( $-2.2 \text{ V}/16 \text{ V}$ ,  $-2.2 \text{ V}/20 \text{ V}$ ) for dual MIS .....178

Figure 5.36 Large-signal characteristics of sample 8 and 9 at 26.5 GHz. The applied DC bias at each device was ( $-1.8 \text{ V}/18 \text{ V}$ ,  $-2 \text{ V}/20 \text{ V}$ ) for normal field-plated gate, ( $-2 \text{ V}/18 \text{ V}$ ,  $-1.8 \text{ V}/20 \text{ V}$ ) for field-plated Y-gate .....179

Figure 5.37 Measured bandwidth of output power and efficiency of sample 8 .....179


Figure 5.38 The results of (a) output power and (b) PAE for GaN MMIC Pas beyond K-band versus operation frequency with different method of measurements. All results were demonstrated by GaN-on-

SiC .....	181
Figure 5.39 The results of output power beyond K-band for GaN MMIC PAs versus total gate width of output stage with different number of stages. All results were demonstrated by GaN-on-SiC. Both continuous wave (solid) and pulsed (open) measurement are plotted .....	182
Figure 5.40 Thermal simulation of $8 \times 50 \mu\text{m}$ device in second stage (output stage) of the fabricated GaN-on-Si MMIC .....	184
Figure 5.41 The result of on-state time-stress of fabricated MMICs with Schottky, $\text{SiN}_x$ MIS, and Dual MIS, respectively. The applied each DC bias was same as the bias where the maximum output power was achieved .....	186
Figure 5.42 The result of on-state time-stress of fabricated dual MIS MMICs with mesa etching isolation and ion implantation isolation, respectively. The applied each DC bias was same as the bias where the maximum output power was achieved .....	187

# Chapter 1. Introduction

## 1.1 Backgrounds

Although the silicon (Si) technology has been the main stream of semiconductor industry for many decades [1], various compound materials have been investigated to surpass and overcome the limitation of Si material [2, 3] in specific area. For instance, SiGe, GaAs, and InP based transistors have been studied and developed for RF applications with the frequency range from few GHz to several hundred GHz owing to the higher electron mobility than Si [4-6]. Similarly, SiGe, InGaAs, or InAlAs have been regarded as the materials of logic devices by complementing the critical point of down scaling technology [7, 8].




**Fig. 1.1** Lattice constants and bandgap energies for compound semiconductor materials.

However, these materials have comparatively narrow band-gap so that they are not suitable for high power and high temperature applications. Among the III-V group, gallium nitride (GaN) has the larger band-gap which make it better to be employed at high power and high temperature applications. Actually, GaN has been developed with SiC to outperform Si heterojunction bipolar transistors (HBTs) or bipolar diodes as the breakthrough technology in high power devices [9-12]. The material properties of GaN are exhibited in Table. 1.1 with other semiconductors for high-voltage applications. Due to high critical breakdown field and high electron mobility of GaN and high thermal conductivity of SiC, these materials demonstrate high-speed switching, high breakdown voltage, low loss, and high operating temperature compared to Si. Low loss and high-speed characteristics make them to save energy and reduce the size of electronics. To be specific, GaN devices are positioned up to medium-voltage applications and SiC devices are applied to much higher voltage applications. Also, GaN are widely used for light emitting diodes (LEDs) and detectors with GaAs due to its direct band-gap property [13].

**Table 1.1** Comparison of physical properties between silicon and wide bandgap materials.

	<b>Si</b>	<b>4H-SiC</b>	<b>GaN</b>	<b>AlN</b>
<b>Crystal structure</b>	Cubic (Diamond)	Hexagonal (Wurzite)	Hexagonal (Wurzite)	Hexagonal (Wurzite)
<b>Lattice constant</b> [Å]	5.4	3.1	3.2	3.1
<b>Bandgap <math>E_g</math> [eV]</b>	1.11	3.26	3.42	6.1
<b>Critical breakdown field</b> $E_c$ [MV/cm]	0.3	2.2	3.3	11.7
<b>Dielectric constant</b> $\epsilon_r$	11.8	10	9.0	8.4
<b>Electron mobility</b> $\mu_n$ [cm <sup>2</sup> /Vs]	1350	700	1500~2000	1100
<b>Saturation velocity</b> $v_{sat}$ [10 <sup>7</sup> cm/s]	1	2	2.5	1.8
<b>Intrinsic concentration</b> $n_i$ [cm <sup>-3</sup> ] @ T = 300 K	10 <sup>10</sup>	10 <sup>-8</sup>	1.9×10 <sup>-10</sup>	~10 <sup>-31</sup>
<b>Thermal conductivity</b> $k_{th}$ [W/cmK]	1.5	4.5	1.3 ~ 1.5	2.5


III-N materials including GaN, InGaN or AlGaN are grown by metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE). When they are grown by MOCVD, the films have typically the [0001] orientation with the surface corresponding to the Ga-face [14] as shown in Fig. 1.2, and they show much more smooth surface than the films grown with N-face. While the Ga-face is the industry and academic standard [15], it has been demonstrated that N-face GaN can be grown by both MBE and MOCVD using suitable nucleation steps [14], and the effect of substrate nitridation with different growth temperature on the surface roughness of N-face GaN was investigated [16]. Also it is possible to use Mg, Si-doping or In alloy to invert the polarity of Ga-face [14]. N-face GaN has some advantages on high frequency devices in terms of making the ohmic contact and maintaining the aspect ratio ( $L_G/d_{\text{channel}}$ ) without the decrease of 2DEG charge [15] due to its opposite heterostructure. However, the applications of N-face devices are not sure yet because they have demonstrated less reliable characteristics than Ga-face, such as rough surface and chemical reactions [17].



**Fig. 1.2** Crystal structure of wurzite Ga-face and N-face GaN [17].

GaN devices are typically used by forming heterostructure with AlGaN so that two-dimensional electron gas (2DEG) can be generated as a channel. GaN exhibits the spontaneous polarization which can cause electric field up to 3 MV/cm as same with other III-N crystals, and strain in pseudomorphically grown AlGaN/GaN or InGaN/GaN heterostructures can cause an additional piezoelectric field of about 2 MV/cm [17] which is related to the mismatch of the lattice constants resulted in elastic distortion of crystal lattice. These high polarizations produce high interface charge densities in GaN-based quantum well structure. The spontaneous polarization along the c-axis of the wurzite crystal and the amount of piezoelectric polarization in the direction of the c-axis can be defined by


$$\mathbf{P}_{SP} = P_{SP}\mathbf{z} \quad , \quad \mathbf{P}_{PE} = 2 \frac{a-a_0}{a_0} \left( e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right)$$



**Fig. 1.3** Polarization induced sheet charge density and directions of the spontaneous and piezoelectric polarization in Ga- and N-face strained and relaxed AlGaN/GaN heterostructures [17].

The spontaneous polarization for GaN was reported to be negative and the piezoelectric polarization of AlGaN/GaN or GaN/AlGaN heterostructure is negative for tensile and positive for compressive strained barriers, respectively. So the top layer will be tensile strained when the piezoelectric and spontaneous polarization are parallel and compressive strained when the piezoelectric and spontaneous polarization are antiparallel. By increasing the

Al-content of the AlGaN barrier, the spontaneous and piezoelectric polarization are increasing. Finally, free electrons tend to compensate the high positive polarization induced sheet charge which is called 2DEG at the AlGaN/GaN interface for Ga-face or at the GaN/AlGaN interface for N-face [17]. And the thicker AlGaN barrier makes the higher sheet carrier density [18].



**Fig. 1.4** Energy band of an undoped AlGaN/GaN heterostructure after the two layers contact. Electrons will flow into the GaN side and accumulate at the AlGaN/GaN interface resulted in forming 2DEG [19].

## 1.2 GaN for RF Applications

Saving the energy has been an important issue in recent technologies so that high power efficiency and low power loss are required at power devices [20]. There are various approaches for saving the energy from considering the better materials to developing the power conversion technology in the module. In this regard, power efficiency is also essential in RF applications to communicate a large amount of information with high speed and high accuracy. For example, 5th generation (5G) mobile communication

technology requires much bigger traffic volume with fast transmit/receive that must have low path loss and low energy consumption [21]. The main component with large energy consumption in RF module is a power amplifier that releases a lot of heat [22].

**Table 1.2** Physical properties of semiconductor materials for high-frequency application.

	$E_g$ [eV]	$E_c$ [MV/cm]	$\mu_n$ [cm <sup>2</sup> /Vs]	$v_{sat}$ [10 <sup>7</sup> cm/s]	$k_{th}$ [W/cmK]
<b>Si</b>	1.1	0.3	1350	1	1.5
<b>SiGe</b>	0.7~1.1	0.2	3000	-	0.083~0.1
<b>GaAs</b>	1.4	0.4	8000	0.8	0.5
<b>InP</b>	1.3	0.5	10000	2.2	0.68
<b>GaN</b>	3.4	3.3	1500~2000	2.5	1.5

The semiconductor materials for RF applications are Si, SiGe, GaAs, InP, and GaN in these days. Table 1.2 and Table 1.3 show their material properties and suitable applications. As we mentioned above, GaN has the large band-gap and high saturation electron velocity which make to operate at high frequency with high operation voltage compared to other materials [23, 24]. Si-based RF device is still widely used at a low frequency band (< 3 GHz) and GaAs or InP based RF devices can be used at mmw band with low operation voltages. However, the low breakdown fields of these materials have been limiting their RF performance in terms of output power and power density owing to the low operation voltage. GaN-based device demonstrates comparable frequency-gain characteristic even at high operation voltage

resulted in high output power (power density). So the outstanding performance of GaN RF devices can make them to be employed at widespread frequency bands and to help for reducing the chip size. Actually, the GaN RF devices already have been employed in base stations and military applications with the considerable level of device technology [25, 26]. The superior power density of GaN, compared with Si LDMOS, will help this wide band-gap technology to dominate the RF power amplifier base station market [27]. Although each semiconductor material has much more suitable applications, GaN can be developed for various frequency bands. As the usage of bandwidth and the required RF power density increase, not only the general AlGaIn/GaN heterostructure but also AlN/GaN or AlGaIn with indium (In) compound heterostructure which can demonstrate much higher electron mobility due to the larger polarization have been also investigated to overcome the limitation of conventional materials at mmw applications [28, 29].

**Table 1.3** Various semiconductor materials for RF applications and their advantages [source: MACOM].

	<b>Radar</b>	<b>Military</b>	<b>Wireless</b>	<b>Optical</b>	<b>Wired broadband</b>
<b>Si</b>	High peak power	High power, high linearity			
<b>SiGe</b>	Low noise, high frequency, high integration		Low noise, high frequency, high integration	High speed, low noise, high integration	High integration
<b>GaAs</b>	Low noise, high frequency	Low noise, high frequency	Low noise, high frequency,	High voltage, low power,	High linearity

			high linearity	high linearity	
<b>InP</b>				High speed, high voltage, low power	
<b>GaN</b>	High frequency, high power, high efficiency	High frequency, high power, high efficiency	High frequency, high power, high efficiency		High linearity, high efficiency

### 1.3 Substrates for GaN Growth

Because it is hard to grow thick-GaN bulk layer [30-32], employing substrate material is one of the key factors in GaN devices. As shown in Table. 1.4, there are several materials for the substrates of GaN devices. In many cases, semi-insulated (S.I) SiC has been used for GaN RF applications owing to the lower defect density and higher thermal conductivity [23, 33]. GaN and SiC exhibit relatively small lattice mismatch so that the GaN-on-Si wafer has low defect density which is directly associated with trapping phenomenon and leakage current path. Thus, the devices using GaN-on-SiC wafers demonstrate higher frequency-gain characteristic and higher output power density. However, the GaN RF devices cannot totally substitute conventional Si-based devices yet because the GaN-on-SiC wafers cost high [33, 34]. In this regard, Si substrate for GaN growth has a large potential for cost reduction to be much more commercialized. The Si substrate is used to be low-resistivity (LR) and high-resistivity (HR) with (111) direction and the HR-Si substrate must be employed in high-frequency devices to minimize the substrate loss, even though it is more expensive than LR-Si substrate and

lossier than S.I SiC substrate [35]. Also, few studies reported that the microwave characteristics of GaN-on-Si (LR) devices and bowing problem of HR Si substrate which limits the GaN-on-Si technology moving towards larger silicon substrate [36-38]. GaN-on-Si technology can be compatible with Si CMOS process. Using this technology, several groups demonstrated the integrated devices with Si CMOS, GaAs HEMT, or InP HEMT by wafer bonding or selective growth process [39-43], and these results made GaN-on-Si technology be more attractive. Some investigations predicted that the GaN RF device market may be divided with GaN-on-Si and GaN-on-SiC considering their applications, and the portion of GaN-on-Si devices in that area will gradually increase in the near future. The feasibility of widely employing GaN-on-Si for RF device has been estimated that based on the comparison of thermal conductivity. In spite of the difference of thermal conductivities between Si and SiC, their capabilities of thermal managing are not that far at the operation temperature of actual devices [44]. Recently, GaN wafers have been already developed with the size of 12 inches Si substrate and wafer processing is also available with 8 inches [45, 46]. The freestanding-GaN wafer is available for the size of 2 inch yet and its cost is extremely high [47].

Further, some groups reported about GaN-on-Diamond technology which has the matchless thermal conductivity compared to other substrate materials, even SiC, to improve the output power density remarkably [48-53]. Its thermal conductivity is varied in large range according to the quality of diamond and nucleation layer between GaN and diamond, and generally, there are two approaches of wafer bonding or chemical vapor deposition (CVD) growth of diamond at the backside of AlGaIn/GaN heterostructure after removing original substrate.

**Table 1.4** Physical properties of various materials for the substrate of GaN devices.


	Si	SiC	Sapphire	GaN	Diamond
<b>Defect density [cm<sup>-2</sup>]</b>	10 <sup>9</sup>	~10 <sup>7</sup>	10 <sup>8</sup>	10 <sup>3</sup> ~10 <sup>6</sup>	-
<b>Lattice mismatch [%]</b>	17	3.3	13.3	0	89
<b>CTE mismatch [%]</b>	54	25	34	0	81
<b>Thermal conductivity [W/cmK]</b>	1.5	4.9	0.35	1.5	15~30
<b>Electrical resistivity [Ωcm]</b>	2.3×10 <sup>5</sup>	10 <sup>4</sup> ~10 <sup>6</sup>	10 <sup>17</sup>	10 <sup>6</sup>	10 <sup>13</sup> ~10 <sup>16</sup>
<b>Available wafer size</b>	12	6	8	~2	6
<b>Cost</b>	Low	High	Medium	Very high	Extremely high

CTE : coefficient of thermal expansion

## 1.4 Research Aims

In this research, typical AlGaIn/GaN HEMT-on-Si substrate is widely investigated for high-frequency application, especially for Ka-band. A lot of technical issues must have been studied including ohmic contact, Schottky contact, gate formation, passivation, epitaxial growth, and backside via because the all factors are critical in RF device to achieve both the high frequency-gain and output power. We optimized overall process details and developed the front process on the device with 0.15  $\mu\text{m}$  gate. Unlike a long channel power transistor, there is the trade-off relationship between the reliability of the device and the frequency-gain characteristic so that we tried to consider each process of the device, such as the shape of gate, the thickness of passivation, even GaN epitaxial layer. In addition, we employed the MIS structure which has been regarded as the promising direction to complement the inferior characteristics of GaN-on-Si and realize the comparable RF performances with the GaN-on-SiC device. These device technologies will be developed to improve operating voltage, maximum drain current, and operating frequency that are the main factors of limiting the output power of GaN microwave devices (Fig. 1.5).

The final goal of this work is to demonstrate Ka-band MMIC PAs using AlGaIn/GaN recessed MIS-HEMT-on-Si substrate with improved power characteristics by employing the investigated and optimized device processes, and suggest the suitable direction of GaN-on-Si RF technology. The 2-stage common source PA is designed from the modeling of the fabricated active and passive devices. Some differences on fabrication process are applied to each MMIC and their characteristics are compared in terms of output power, and finally the time dependent on-state reliability is compared to conventional GaN-on-Si MMIC with Schottky gate structure.



**Fig. 1.5** Limiting factors of output power of GaN microwave devices that should be improved.

## 1.5 References

- [1] S. T. Walsh, R. L. Boylan, C. McDermott, and A. Paulson, "The semiconductor silicon industry roadmap: Epochs driven by the dynamics between disruptive technologies and core competencies," *Technological Forecasting and Social Change*, vol. 72, no. 2, pp. 213-236, 2005.
- [2] R. W. Keyes, "Fundamental Limits of Silicon Technology," *Proceedings of the IEEE*, vol. 89, no. 3, pp. 227-239, 2001.
- [3] M. Schulz, "The end of the road for silicon?," *Nature*, vol. 399, pp. 729-730, 1999.
- [4] D. J. Paul, "Si/SiGe heterostructures: from material and physics to devices and circuits," *Semiconductor Science and Technology*, vol. 19, no. 10, pp. R75-R108, 2004.
- [5] J. D. Cressler, "SiGe HBT Technology: A New Contender for Si-Based RF and Microwave Circuit Applications," *IEEE transactions on microwave theory and technique*, vol. 46, no. 5, pp. 572-589, 1998.
- [6] F. Schwierz and J. J. Liou, "Semiconductor devices for RF applications: evolution and current status," *Microelectronics Reliability*, vol. 41, no. 2, pp. 145-168, 2001.
- [7] J. A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317-23, Nov 16 2011.
- [8] D. L. Hara *et al.*, "Si/SiGe Epitaxial-Base Transistors-Part 1: Materials, Physics, and Circuits," *IEEE Transactions on Electron Devices*, vol. 42, no. 3, pp. 455-468, 1995.
- [9] M. Ostling, R. Chandi, and C.-M. Zetterling, "SiC power devices - presents status, applications and future perspective," *Proceedings of the 23rd International Symposium on Power Semiconductor Devices & IC's*, pp. 10-15, May 2011.
- [10] J. A. Cooper, JR., and A. Agarwal, "SiC Power-Switching Devices-The Second Electronics Revolution?," *Proceedings of the IEEE*, vol. 90, no. 6, pp. 956-968, 2002.
- [11] F. Roccaforte *et al.*, "Recent advances on dielectrics technology for SiC and GaN power devices," *Applied Surface Science*, vol. 301, pp.

- 9-18, 2014.
- [12] N. Ikeda *et al.*, "GaN Power Transistors on Si Substrates for Switching Applications," *Proceedings of the IEEE*, vol. 98, no. 7, pp. 1151-1161, 2010.
  - [13] M. Meneghini, L.-R. Trevisanello, G. Meneghesso, and E. Zanoni, "A Review on the Reliability of GaN-Based LEDs," *IEEE Transactions on Device and Materials Reliability*, vol. 8, no. 2, pp. 323-331, 2008.
  - [14] P. R. Tavernier *et al.*, "The growth of N-face GaN by MOCVD: effect of Mg, Si, and In," *Journal of Crystal Growth*, vol. 264, no. 1-3, pp. 150-158, 2004.
  - [15] N. Fichtenbaum, "Growth of N-face GaN by MOCVD," *Dissertation of degree of Doctor*, 2008.
  - [16] Q. Sun *et al.*, "N-face GaN growth on c-plane sapphire by metalorganic chemical vapor deposition," *Journal of Crystal Growth*, vol. 311, no. 10, pp. 2948-2952, 2009.
  - [17] O. Ambacher *et al.*, "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga- face AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructures," *Journal of Applied Physics*, vol. 85, no. 6, pp. 3222-3233, 1999.
  - [18] P. Waltereit *et al.*, "Influence of AlGa<sub>N</sub> barrier thickness on electrical and device properties in Al<sub>0.14</sub>Ga<sub>0.86</sub>N/Ga<sub>N</sub> high electron mobility transistor structures," *Journal of Applied Physics*, vol. 112, no. 5, Sep 2012.
  - [19] X.-G. He, D.-G. Zhao, and D.-S. Jiang, "Formation of two-dimensional electron gas at AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure and the derivation of its sheet density expression," *Chinese Physics B*, vol. 24, no. 6, Apr 2015.
  - [20] P. Wikstroem, J. Tolvananen, A. Savolainen, and P. Barbosa, "Saving energy through drive efficiency," *ABB Review*, Feb 2007.
  - [21] P. Gandotra and R. K. Jha, "Device-to-Device Communication in Cellular Networks: A Survey," *Journal of Network and Computer Applications*, vol. 71, pp. 99-117, 2016.
  - [22] T. Kaneko, S. Kazumi, and K. Kunihiro, "GaN HEMT High Efficiency Power Amplifier for 4G/5G Mobile Communication Base Stations," *Proceedings of Asia-Pacific Microwave Conference*, pp. 994-997, Nov 2014.

- [23] U. K. Mishra, L. Shen, T. E. Kazior, and W. Yi-Feng, "GaN-Based RF Power Devices and Amplifiers," *Proceedings of the IEEE*, vol. 96, no. 2, pp. 287-305, 2008.
- [24] S. Mudassir and J. Muhammad, "A Review of Gallium Nitride (GaN) based devices for High Power and High Frequency Applications," *Journal of Applied and Emerging Sciences*, vol. 4, no. 2, pp. 141-146, 2013.
- [25] C. Campbell, A. Balistreri, M.-Y. Kao, D. Dumka, and J. Hitt, "GaN Takes the Lead," *IEEE Microwave Magazine*, vol. 13, no. 6, pp. 44-53, 2012.
- [26] S. Rajan and D. Jena, "Gallium nitride electronics," *Semiconductor Science and Technology*, vol. 28, no. 7, 2013.
- [27] S. Nuttinck *et al.*, "Comparison Between Si-LDMOS and GaN-Based Microwave Pwer Transistors," *Proceedings of the IEEE Lester Eastman Conference*, vol. Jan, 2002.
- [28] R. Wang *et al.*, "Quaternary Barrier InAlGaN HEMTs With  $fT/f_{max}$  of 230/300 GHz," *IEEE Electron Device Letters*, vol. 34, no. 3, pp. 378-380, 2013.
- [29] G. Li *et al.*, "Two-dimensional electron gases in strained quantum wells for AlN/GaN/AlN double heterostructure field-effect transistors on AlN," *Applied Physics Letters*, vol. 104, no. 19, 2014.
- [30] C. R. Miskys, M. K. Kelly, O. Ambacher, and M. Stutzmann, "Freestanding GaN-substrates and devices," *physica status solidi (c)*, vol. 0, no. 6, pp. 1627-1650, 2003.
- [31] K. Motoki, "Development of Gallium Nitride substrates," *Sumitomo Electric Industries Technical Review*, no. 70, pp. 28-35, 2010.
- [32] A. Tanaka, W. Choi, R. Chen, and S. A. Dayeh, "Si Complies with GaN to Overcome Thermal Mismatches for the Heteroepitaxy of Thick GaN on Si," *Adv Mater*, vol. 29, no. 38, Oct 2017.
- [33] R. S. Pengelly, S. M. Wood, J. W. Milligan, S. T. Sheppard, and P. W. L., "A Review of GaN on SiC High Electron-Mobility Pwer Transistors and MMICs," *IEEE transactions on microwave theory and technique*, vol. 60, no. 6, pp. 1764-1783, Feb 2012.
- [34] M. Buchta *et al.*, "GaN Technologies and Developments: Status and Trends," *International Conference on Microwave and Millimeter Wave Technology*, pp. 488-491, Jul 2010.

- [35] C. R. Bolognesi *et al.*, "High-Speed AlInN/GaN HEMTs on SiC and (111) HR-Si," *CS MANTECH*, May 2011.
- [36] A. Eblabla, X. Li, I. Thayne, D. J. Wallis, I. Guiney, and K. Elgaid, "High Performance GaN High Electron Mobility Transistors on Low Resistivity Silicon for X-Band Applications," *IEEE Electron Device Letters*, vol. 36, no. 9, pp. 899-901, Sep 2015.
- [37] S. S. H. Hsu, C. W. Tsou, Y. W. Lian, and Y. S. Lin, "GaN-on-Silicon Devices and Technologies for RF and Microwave Applications," *IEEE International Symposium on Radio-Frequency Integration Technology*, pp. 1-3, Sep 2016.
- [38] A. Eblabla, X. Li, D. J. Wallis, I. Guiney, and K. Elgaid, "GaN-based HEMTs on Low Resistivity Silicon technology for Microwave Applications," *Wide Bandgap Semiconductor and Components Workshop*, Sep 2016.
- [39] K. H. Lee, S. Bao, L. Zhang, D. Kohen, E. Fitzgerald, and C. S. Tan, "Integration of GaAs, GaN, and Si-CMOS on a common 200 mm Si substrate through multilayer transfer process," *Applied Physics Express*, vol. 9, no. 8, 2016.
- [40] O. Moutanabbir and U. Gösele, "Heterogeneous Integration of Compound Semiconductors," *Annual Review of Materials Research*, vol. 40, no. 1, pp. 469-500, 2010.
- [41] T. E. Kazior, "Beyond CMOS: heterogeneous integration of III-V devices, RF MEMS and other dissimilar materials/devices with Si CMOS to create intelligent microsystems," *Philos Trans A Math Phys Eng Sci*, vol. 372, no. 2012, p. 20130105, Mar 28 2014.
- [42] R. Chu, Y. Cao, M. Chen, R. Li, and D. Zehnder, "An Experimental Demonstration of GaN CMOS Technology," *IEEE Electron Device Letters*, vol. 37, no. 3, pp. 269-271, 2016.
- [43] W. E. Hoke *et al.*, "Monolithic integration of silicon CMOS and GaN transistors in a current mirror circuit," *Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena*, vol. 30, no. 2, 2012.
- [44] E. Limiti, S. Colangeli, A. Bentini, and A. Nanni, "Characterization and Modeling of Low-Cost, High-Performance GaN-Si Technology," *International Conference on Microwave, Radar and Wireless Communications*, pp. 599-604, May 2012.

- [45] C. L. Chen, "Gallium Nitride-on-Silicon Wafer Fabrication."
- [46] S. Stoffels, D. Marcon, and S. Decoutere, "Low-Cost GaN e-mode Transistors and Diodes," *Technology*, pp. 42-44, Jan 2013.
- [47] X. Liu *et al.*, "GaN Schottky Barrier Diodes on Free-Standing GaN Wafer," *ECS Journal of Solid State Science and Technology*, vol. 6, no. 10, pp. N216-N220, 2017.
- [48] J. W. Pomeroy, M. Bernardoni, D. C. Dumka, D. M. Fanning, and M. Kuball, "Low thermal resistance GaN-on-diamond transistors characterized by three-dimensional Raman thermography mapping," *Applied Physics Letters*, vol. 104, no. 8, 2014.
- [49] P.-C. Chao *et al.*, "Low-Temperature Bonded GaN-on-Diamond HEMTs With 11 W/mm Output Power at 10 GHz," *IEEE Transactions on Electron Devices*, vol. 62, no. 11, pp. 3658-3664, 2015.
- [50] J. Cho, Y. Won, D. Francis, M. Asheghi, and K. E. Goodson, "Thermal Interface Resistance Measurements for GaN-on-Diamond Composite Substrates," *Compound Semiconductor Integrated Circuit Symposium*, Dec 2014.
- [51] D. C. Dumka *et al.*, "Electrical and Thermal Performance of AlGaN/GaN HEMTs on Diamond Substrate for RF Applications," *Compound Semiconductor Integrated Circuit Symposium*, Nov 2013.
- [52] H. Sun *et al.*, "Reducing GaN-on-diamond interfacial thermal resistance for high power transistor applications," *Applied Physics Letters*, vol. 106, no. 11, 2015.
- [53] H. Sun *et al.*, "Temperature-Dependent Thermal Resistance of GaN-on-Diamond HEMT Wafers," *IEEE Electron Device Letters*, vol. 37, no. 5, pp. 621-624, 2016.

# **Chapter 2. Overall Process Technologies of GaN-on-Si Millimeter-wave Devices**

## **2.1 Introduction**

This chapter introduces overall process flow of GaN HEMTs and important factors at each process step for high RF performance. Wafer cleaning and surface protection, ohmic contacts, isolation, surface treatment and passivation, gate contacts, and thick pad contacts with the air-bridge process were performed progressively. The researches of this chapter were focused on general optimization of detailed processes to achieve low ohmic contact resistance, low surface leakage current after mesa isolation process, and low parasitic capacitances related to both thickness of passivation and gate structure. Also, thermally stable gate metal stack with Mo insertion layer in terms of small-signal characteristics was employed on millimeter-wave devices.


## 2.2 Device Fabrication Processes

Entire fabrication was progressed in the Inter-university Semiconductor Research Center (ISRC) in Seoul National University. In this section, we will describe our process flow of GaN HEMTs devices in large scheme and some key factors that we should take care at each process step.

### 2.2.1 Process Flow

The general GaN HEMTs front-end process flow is shown in Fig. 2.1. After wafer cleaning with solvent and acid, a SiN<sub>x</sub> film was pre-passivated using CVD in order to protect the GaN surface during high-temperature ohmic annealing [1, 2]. Next, recessed ohmic contacts were formed by SF<sub>6</sub> plasma for SiN<sub>x</sub> opening using reactive ion etching (RIE) [3] and BCl<sub>3</sub>/Cl<sub>2</sub> plasma for GaN/AlGa<sub>N</sub> shallow etching using inductively coupled plasma (ICP) - RIE [4, 5] followed by Si/Ti/Al/Mo/Au metallization and rapid thermal annealing (RTA) in N<sub>2</sub> ambient [6, 7]. Mesa isolation was carried out using BCl<sub>3</sub>/Cl<sub>2</sub> plasma etching for general device isolation. In order to improve the interface condition between the passivation film and GaN surface, the pre-passivated SiN<sub>x</sub> film was removed by low damage SF<sub>6</sub> plasma etching and a fresh SiN<sub>x</sub> film was subsequently re-deposited at 400 °C chuck temperature with buffered oxide etchant (B.O.E) 30:1 wet treatment for 40 sec. SF<sub>6</sub> plasma etching and treatment were optimized to reduce the gate leakage current and suppress the current collapse phenomenon in our previous work [8, 9]. After the gate region was defined with a minimized gap from the source electrode by electron-beam (e-beam) lithography, Ni/Mo/Au based metal stack was evaporated for gate formation. Interconnection pad electrodes

were formed using photolithography and Ni/Au (=40/500 nm) evaporation. To make equipotential source electrodes, the thick air-bridge process was finally conducted with Ti/Au (=50/1450 nm) evaporation.




**Fig. 2.1** Process flow of GaN HEMT: (a) surface cleaning and SiN<sub>x</sub> pre-passivation (b) ohmic contact (c) device isolation (mesa etching or ion implantation) (d) damaged SiN<sub>x</sub> removal (e) SiN<sub>x</sub> re-passivation (f) Gate process (g) SiN<sub>x</sub> 2nd passivation (h) ohmic open and M1 metal (i) M2 metal with air-bridge.


## 2.2.2 Ohmic Contact

The ohmic contact with low contact resistance ( $R_c$ ) is the most basic process to get high RF performance [4]. However, it is hard to achieve the low  $R_c$  for GaN due to larger band-gap than other materials such as GaAs and InP [10, 11]. To make ohmic contact for GaN, titanium (Ti)/aluminum (Al)-based metal Schottky contact with high-temperature annealing is generally needed. Ti and Al can react with GaN and form TiN or thin AlN resulted in lowering barrier height or making direct contact with 2DEG by generation of N-vacancies under the ohmic contact [11, 12]. These N-vacancies has been introduced that occur electron tunneling through heavily bent conduction band. However, Ti and Al are sensitive to oxygen which increases their resistivities during high-temperature annealing. Thus, most of the cases adapt cap metals above the Al to suppress oxidation of the under metals, such as molybdenum (Mo) or nickel (Ni) [10, 13]. These metals also play a role as barrier metals that make gold (Au) cannot diffuse downward when high-temperature annealing is performed.

There are some results with employing shallow Si layer at the bottom of the metal stack based on above theories to make better surface morphology after high-temperature annealing and to induce doping effect into the GaN [6, 7]. As similar with this approach, we used shallow Ge layer instead of Si that also can be a dopant in GaN and estimated both of their ohmic contact characteristics. Fig. 2.2 shows the values of  $R_c$  employing Si/Ti/Al/Mo/Au metal stack with the different thickness of remained AlGaIn barrier [14] and scanning electron microscope (SEM) image to confirm the edge acuity after high temperature annealing. Figure 2.3 shows the reduction of  $R_c$  and improvement of surface morphology with shallow Ge layer. But, opposite trend related with annealing temperature was observed.




**Fig. 2.2** (a) The value of contact resistances with different distance between metal contact and 2DEG channel at each annealing temperature for Si/Ti/Al/Mo/Au ohmic contact. (b) SEM image of ohmic contact with the source-drain distance of 2  $\mu\text{m}$ .



**Fig. 2.3** (a) The result of Ti/Al/Mo/Au ohmic contact with thin Ge bottom layer instead of Si. (b) Microscope images of GaN ohmic contact with both Si and Ge as the bottom layers.


For several years, non-Au ohmic contact has been used for GaN HEMT devices especially at GaN-on-Si applications to integrate with Si CMOS technology [15-21]. There were some results of non-Au ohmic contact for GaN microwave devices with Au-free metal stack [22] and low-temperature annealing except for highly doped regrown layer [23, 24]. However, non-Au ohmic contact process is sensitive to achieve high current density and low  $R_c$  because the metal stack with only Ti/Al suffers from oxidation as we mentioned above.



**Fig. 2.4** Process flow of non-Au ohmic contact. The Ti/Al metal was directly contacted with the 2DEG channel by fully recessed etching.

We employed ohmic contact structure with fully recessed etching using BCl<sub>3</sub>/Cl<sub>2</sub> low power plasma and overhang region [18] as shown in Fig. 2.4 (d). To mitigate oxidation effects, each metal source was cleaned and etched their surface, and surface treatments were mainly investigated. The fully recessed surface was GaN layer different with Au ohmic contact process with AlGaN surface so that it was better to remove surface GaO<sub>x</sub> by using hydrofluoric acid (HF) instead of hydrochloric acid (HCl). Figure 2.5 (a) demonstrates the result of non-Au ohmic contact with different surface treatments before the metals deposition. The ohmic contact characteristics after surface treatments with HF or both HF and HCl showed high current density whereas surface treatment with only HCl showed Schottky property which was not ohmic. We achieved the value of R<sub>c</sub> lower than 0.6 Ω·mm at Ti/Al (=60/200 nm) metal stack with 550 °C 1 min annealing at N<sub>2</sub> ambient. In addition, the defect density of AlGaN/GaN heterostructure impacts on low temperature ohmic process that the more defective structure can demonstrate


ohmic contact more successfully [25] which means the low temperature ohmic process depends on the quality of epitaxial layer. Although the current density and  $R_c$  characteristics were quite meaningful in comparison with the results of other groups, further investigation was needed to reduce the value of  $R_c$  as similar as the value of  $R_c$  in Au ohmic contact process for millimeter-wave application.




**Fig. 2.5** (a) The source-drain current density with different acid surface treatment before the ohmic contact. (b) Microscope and SEM images of non-Au ohmic contact. (c) The contact resistance with various Ti/Al ratio and annealing temperature.

## 2.2.3 Device Isolation

Device isolation process is generally performed by mesa etching and ion implantation at GaN device technology. The main purpose of isolation process is the removal of 2DEG channel at an outside of the active region, but isolated device characteristic actually depends on a quality of epitaxial layer which means that isolation current is varied with different isolation depth. We investigated about isolation characteristics with each process by using AlGaN/GaN-on-Si wafer with un-doped GaN buffer. Deeper isolated layer is required to reduce isolation current through GaN buffer under 2DEG, thus the isolation depth of 400 nm at least might saturate the level of isolation current as shown in Fig. 2.6 (b).



**Fig. 2.6** (a) SEM images after mesa etching for device isolation. (b) Soft breakdown voltages with increasing mesa etching depth.



**Fig. 2.7** (a) Soft breakdown voltages depend on etching condition. (b) Change of current density after the N<sub>2</sub> plasma treatment at the surface.


However, unlike ion implantation, mesa etching process can induce surface leakage current [26, 27] due to plasma damage. Figure 2.7 (a) and (b) demonstrate the effects of plasma damage and their recovery by N<sub>2</sub> plasma which indicated the plasma damage generated N-vacancies on the etched surface. We could find the surface effect absolutely that the current density

was reduced after N<sub>2</sub> plasma treatment on the surface by filling N-vacancies. From these results, we finally employed low power etching with BCl<sub>3</sub>/Cl<sub>2</sub> at mesa etching process to improve breakdown voltage. Table. 2.1 shows the both GaN etching condition with high and low power.


**Table 2.1** GaN etching condition of both low and high DC bias with ICP-RIE and high DC bias with RIE.

<b>BCl<sub>3</sub></b> <b>[sccm]</b>	<b>Cl<sub>2</sub></b> <b>[sccm]</b>	<b>Pressure</b> <b>[mTorr]</b>	<b>Source</b> <b>power [W]</b>	<b>RF</b> <b>power</b> <b>[W]</b>	<b>DC</b> <b>bias</b> <b>[V]</b>	<b>Etch</b> <b>rate</b> <b>[Å]</b>
2	18	5	350	4	4.5	1.2
2	18	5	350	15	23	5.5
6	18	75		100	89	5.5

In ion implantation case, it has advantages in terms of surface effect, mesa sidewall leakage [28], and substrate RF loss by keeping away pad metal from a substrate. Figure 2.8 shows the isolation current density of both mesa etching and ion implantation with Ar<sup>+</sup> 30 keV  $1.5 \times 10^{13} \text{ cm}^{-2}$  followed by 160 keV  $3.5 \times 10^{13} \text{ cm}^{-2}$  [29, 30]. We used SiN<sub>x</sub> passivation layer on the isolated region before the ion implantation was performed. We could estimate the ion distribution profile by using TRIM ion implant simulation tool as shown in Fig. 2.8. The first step made Ar<sup>+</sup> distribute near the 2DEG channel and the second step made the wide Ar<sup>+</sup> profile from surface to 400 nm depth, so it was comparable enough to isolate inactive region with mesa etching. From the TRIM simulation, each implant step resulted in diffusion toward the active region with 17.4 nm and 60 nm, respectively.




**Fig. 2.8** Simulation result of depth profile of implanted  $\text{Ar}^+$  ions with 30 keV and 160 keV energies.




**Fig. 2.9** Isolation current densities after mesa etching and ion implantation with and without post-implant annealing.  $\text{Ar}^+$  ions were implanted with beam tilt of  $7^\circ$ .

Measured isolation current density of ion implanted device was lower than the device with mesa etching at low voltage region, and the isolation current density was decreased at high voltage region after the post annealing process was executed (Fig. 2.9).

The difference in device performances between mesa etching and ion implantation are simply described in Fig. 2.10. The device with mesa etching showed the higher gate leakage current density in forward region which was attributed to mesa sidewall effect, and the slightly higher drain off-state current density was exhibited at the mesa etched device. By making the device with plane structure, cut-off frequency characteristics were slightly increased as shown in Fig. 2.11 which was the mainly expected effect of ion implantation as the isolation process.




**Fig. 2.10** Transfer characteristics of both devices with mesa etching and ion implantation. The source-drain distance is  $16\ \mu m$ , and source-gate distance is  $2\ \mu m$ .



**Fig. 2.11** Small-signal characteristics of fabricated devices with different isolation processes.

## 2.2.4 Passivation


A passivation layer is required for GaN HEMT devices to remove surface states which cause surface leakage current and 2DEG channel depletion called current collapse [31]. Also, passivation layer increases a density of electrons in 2DEG channel by inducing additional stress on AlGaN/GaN heterostructure [32]. There are several well-known dielectrics that have been used for passivation layer of GaN HEMT devices such as SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, and AlN and so on [33-36]. In this research, we employed Si<sub>3</sub>N<sub>4</sub> for passivation layer by using chemical vapor deposition (CVD) process and focused on the effects of their thickness to optimize the structure of GaN microwave devices.



**Fig. 2.12** (a)(b) Simulation results of electric field between the gate and drain with increasing the thickness of passivation layer.

The thicker dielectric can be more effective on improvement of breakdown voltage and reduction of current collapse phenomena commonly [37, 38]. We firstly proved the impacts of their thickness by using SILVACO simulation as shown in Fig. 2.12 (a) and (b). Only the dielectric thickness was different with varying from 30 nm to 120 nm-thick, and we could observe the reduction of peak electric field at the edge of gate and gate field-plate as the thickness increased.


The high electric field between gate and drain leads to early breakdown and large current collapse so that the GaN RF devices will exhibit low output power. In addition, AlGaN/GaN Schottky HEMTs with two different thickness of passivation layer were fabricated and evaluated their electrical characteristics. As same with the results of our simulation, the device with 60 nm-thick passivation layer showed lower breakdown voltage and larger current collapse than the device with 120 nm-thick passivation layer because of dispersion of electric field near the gate toward drain side (Fig. 2.13 (a) and (b)).



**Fig. 2.13** (a) Drain off-state breakdown characteristics of the devices with 60 nm and 120 nm passivation layers. (b) Also pulsed I-V characteristics of both devices at  $V_{GS} = -6$  V and  $V_{DSQ} = 25$  V.


But, we must consider not only the characteristics related to large-signal performance of RF devices but also small-signal characteristics which can be degraded by increasing of parasitic capacitances. Indeed, small-signal characteristics decide the linear gain of large-signal performance. We compared current gain cut-off frequencies ( $f_T$ ) and parasitic capacitances ( $C_{gs}$  and  $C_{gd}$ ) of both devices through vector network measurement and small-signal equivalent circuit analysis as shown in Fig. 2.14 (a) and (b). Three different gate lengths were considered and the device with 120 nm-thick passivation layer presented lower  $f_T$  characteristic in all gate lengths. This result was mainly attributed to increase of  $C_{gs}$  which is the most important factor in  $f_T$ .

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})}$$



**Fig. 2.14** (a) Current gain cut-off frequency ( $f_T$ ) characteristics and (b) extracted  $C_{gs}$  values with different gate lengths.


The total gate parasitic capacitances are consists of intrinsic and extrinsic capacitances, but the intrinsic capacitance underneath the gate might be negligible when the gate length is getting shorter, thus the extrinsic capacitance becomes dominant [39]. At Fig. 2.14 (b), the difference of extracted  $C_{gs}$  in both devices became larger with shorter gate length which means that the RF performance of the device with thicker passivation layer will be degraded as the gate length decreases. And the extrinsic capacitance is composed with parallel plate capacitance which is inversely proportional to dielectric thickness and fringing capacitance all around the gate metal. If the passivation layer becomes thicker, the fringing capacitance will increase continuously, but parallel plate capacitance will slightly reduce and almost saturate (Fig. 2.15). As a result, we decided to employ  $\text{Si}_3\text{N}_4$  passivation layer of 60 nm-thick on GaN HEMT device for Ka-band application.



**Fig. 2.15** Simple model used for estimating extrinsic parasitic capacitances ( $y = 1/d$ ).

## 2.2.5 Gate Formation

The gate structure of RF device is directly associated with RF performance [40], both small and large-signal. There are two different gate structures for GaN RF devices in general, one is a T-gate [41] (or Y-gate) (Fig. 2.16(a)) and the other is a field-plated gate (Fig. 2.16(b)).



For the T-gate structure, ZEP/ polymethylglutarimide (PMGI) /ZEP triple layer was spin coated, and e-beam lithography of two times was performed. On the other hand, ZEP single layer was firstly used to form gate foot of field-plated gate structure followed by PMGI/ZEP double layer with second e-beam lithography for metal lift-off process. Each gate structure has advantages and disadvantages in terms of both small and large-signal performances.


As shown in Table. 2.2, the T-gate structure can achieve lower parasitic capacitance but lower breakdown voltage and poorer current collapse phenomena due to the higher electric field than the field-plated gate. The reason why we considered about the gate structure is the Ka-band which is the frequency band of our research target is placed at the beginning point of mmw so that requires both quite a high operation voltage and quite a high operation frequency.

**Table 2.2** The effects of T-gate (left) and field-plated gate (right) structures on RF device.

<b>Advantage</b>	<b>Disadvantage</b>	<b>Advantage</b>	<b>Disadvantage</b>
<b>Low gate resistance</b>	<b>Thin passivation</b>	<b>Higher breakdown</b>	<b>High parasitic capacitance</b>
<b>Low parasitic capacitance</b>	<b>Lower breakdown</b>	<b>Better current collapse</b>	<b>Lower cutoff frequency</b>
<b>Higher cutoff frequency</b>	<b>Poor current collapse</b>	<b>Stable structure</b>	<b>Field-plate length effect</b>

Although identifying the device performances is actually complex that cannot be decided by only gate structure, we tried to find the optimized gate structure with field-plate which could demonstrate comparable small-signal

characteristic with T-gate and maintain the advantages of the field-plated gate structure [42]. Fig. 2.17 shows the effects of length of the gate field-plate on maximum oscillation frequency ( $f_{max}$ ) and  $f_T$  of the device with the gate length of 110 nm. Due to the increase of the extrinsic gate capacitance,  $f_{max}$  and  $f_T$  were degraded drastically as the length of the gate field-plate increased slightly. So we suggested the gate structure with the field-plate length of lower than 100 nm resulted in both reasonable small-signal characteristic and improved breakdown voltage and current collapse phenomena for Ka-band application.



**Fig. 2.17** Small-signal characteristics of 110 nm AlGaIn/GaN HEMT with various length of gate field-plate to the drain side.

## 2.3 Schottky Gate Metal

In company with the gate structure, the Schottky gate metal stack can have an impact on the performance of GaN RF device. The thermal annealing process can reduce the leakage current density in conjunction with the improvement of Schottky metal/GaN interface quality and enhance the thermal stability of the devices. Many research groups have utilized various Schottky gate metals, such as Ni, Pt, Ir, Pd, Mo, Al, and Cu including Au top metallization [43]. Unfortunately, it can be easy to diffuse Au into GaN through the Schottky metal during the thermal annealing process, causing the degradation of device electrical characteristics. It was reported that the insertion gate metal layer between the Schottky bottom metal and an Au top metal reduced the gate leakage current and effectively suppress Au diffusion during high temperature annealing process [44]. It was also found that the electrical gate stress brought about the structural degradation because of diffused Au at the gate edge [45-47]. Recently, in order to avoid the electrical and structural degradations from Au, non-Au gate metal stacks have been studied. In the case of TiN and W gate metals, the annealing temperature is available up to 850 °C for post metallization annealing [48-50].


$$f_{max} = \frac{f_T}{2 \sqrt{2\pi \times f_T \times C_{gd}(R_g + R_s) + \frac{R_g + R_s}{r_o}}}$$

However, Ni/thick Au metal stack has typically been employed for most of GaN RF devices due to a fairly high work function, good adhesion, and low gate resistance ( $R_g$ ). The  $R_g$  is one of the most important factors for maximum oscillation frequency ( $f_{max}$ ) power gain characteristic and should


be low enough especially at millimeter-wave. In addition, there were several demonstrations of different gate metal stacks, such as Ni, Pd, Ir, Mo, Cu, and Ti as the bottom contact only with studies on electrical characteristics for GaN microwave device [43]. In this section, we suggested the influence of the thermal annealing process on the  $R_g$  based on Ni/Au metal stack.

### 2.3.1 DC and Pulsed Characteristics


To identify our device characteristics and electrical properties gate metal stacks, firstly we used the epitaxial structure with a 2 nm GaN cap layer, a 20 nm  $Al_{0.25}Ga_{0.75}N$  barrier layer, 400 nm GaN channel layer, and 2  $\mu m$  C-doped GaN buffer layer grown on a high-resistivity Si(111) substrate. And second epitaxial structure used to measure small-signal characteristics consisted of a 2.5 nm GaN cap layer, 10 nm  $Al_{0.3}Ga_{0.7}N$  barrier layer, 1 nm AlN spacer layer, and 1.3  $\mu m$  un-doped GaN buffer layer also grown on Si substrate. The sheet resistances of each structure was 405  $\Omega/sq$  and 320  $\Omega/sq$  respectively. Employed gate metal stacks were Ni/Au (=40/360 nm) and Ni/Mo/Au (=40/15/360 nm) with the gate length of 0.25  $\mu m$ ,  $L_{DS} = 4 \mu m$ ,  $L_{GS} = 1 \mu m$ , and  $L_{GFP} = 0.1 \mu m$  for first epitaxial structure. The Mo metal was representatively used as the insertion gate layer because of its high thermal stability. Figure 2.18 shows gate reverse leakage currents of both devices with increasing annealing temperature. The device with Ni/Mo/Au gate demonstrated stable reduction of leakage currents after 350 °C rapid thermal annealing for 2 min at  $N_2$  ambient, and that indicated interface of the Schottky contact was successfully improved. On the other hand, the device with Ni/Au gate could not demonstrate effective reduction versus annealing temperature and the trends of current levels were scattered.



**Fig. 2.18** Two-terminal (gate-drain) gate reverse leakage current characteristics of the fabricated AlGaIn/GaN-on-Si Schottky HEMTs with gate length of  $0.25 \mu\text{m}$  at  $V_{GS} = -100 \text{ V}$  (measurement from three devices at each annealing temperature) with gate metal stacks comprising Ni/Au and Ni/Mo/Au. Annealing time was 2 min at each temperature.




**Fig. 2.19** Pulsed I-V characteristics of the devices with gate metal stacks comprising (a) Ni/Au and (b) Ni/Mo/Au. Pulse width = 200 ns and period = 1 ms. While the quiescent bias conditions for the gate lag measurements were -5 V, and the drain lag measurements were up to 30 V.



**Fig. 2.20** Extracted ideality factors as a function of annealing temperature for the Ni/Au and Ni/Mo/Au Schottky contacts.

We estimated current collapse phenomena by pulsed I-V measurements only after SiN<sub>x</sub> final passivation at 190 °C as shown in Fig. 2.19. The device with Mo insertion metal layer exhibited smaller drain current dispersion and smaller on-resistance ( $R_{on}$ ) than without that layer, but the metal dependence of the current collapse results was not well understood, and it requires further investigation. From our point of view, the results of current collapse phenomena were not distinct from the initial Schottky ideality factors of both gate metal stacks in Fig. 2.20. After annealing at 400 °C, the Schottky contact without Mo insertion metal layer showed the increase on ideality factor [51]. We finally measured gate current with on-state high power stress condition of microwave power amplifying operation which can be affected by high channel temperature and hot electrons [45, 46].



**Fig. 2.21** Measured gate current as a function of on-state high power stress condition of the Ni/au and Ni/Mo/Au gate metal stacks at room temperature.  $V_{GS} = 0$  V,  $V_{DS} = 50$  V.


Figure 2.21 shows the time dependent gate currents with stress bias of  $V_{GS} = 0$  V and  $V_{DS} = 50$  V at room temperature. The device with Ni/Mo/Au gate metal stack demonstrated stable gate current up to  $10^4$  s, whereas the device with only Ni/Au gate metal stack showed the increase of gate current before  $10^2$  s that indicated thermally less stable. And the difference between these two Schottky contacts might be larger with the higher electric field of short channel device and longer stress time.

## 2.3.2 Gate Resistance


As we focused on the change of gate resistance with different gate metal stacks, we used  $100 \mu\text{m}$ -wide rectangular line patterns with large pad region by using e-beam lithography for 2-point measurement which is presented in the inset of Fig. 2.22 (a). To avoid metal oxidation during annealing, all

patterns were passivated with SiN<sub>x</sub> of 30 nm-thick. Figure 2.22 (a) shows the increase of measured metal resistances with the length of 0.2 μm depended on annealing temperature. The metal stack with Mo insertion metal layer exhibited effective suppression of metal resistance in comparison to only Ni/Au metal stack, and the results were more obvious for longer annealing time. The early increase of metal resistance near 350 °C with longer annealing time was due to Au diffusion into the Ni. If the line length became shorter, the portion of the reacted region between each metal might have the larger impact on metal resistance, as shown in the Fig. 2.22(b), and this indicated the importance of insertion metal layer at millimeter-wave application.

However, the measured values of metal resistances might be overestimated because the line patterns had not same structures with actual devices so that there was edge effect which was induced from Au flowing. Ni/Mo/Au (=25/15/360 nm) metal stack showed higher increase trends in Fig. 2.22 (b) that implied the edge effect indirectly with thinner bottom Ni layer. Removal of edge effect is not only related to the difference between the structure of tested line pattern and actual device but also related to the gate structure of the device, such as length of gate field-plate and thickness of dielectric under the gate field-plate [46]. In this study, we just examined at a center of the tested pattern using transmission electron microscope (TEM) energy dispersive X-ray spectroscopy (EDS) analysis, which is turned up in Fig. 2.23. After annealing at 500 °C for 5 min, the metal stack without the Mo insertion layer showed inter-diffusion of Au and out-diffusion of Ga, so that mixed Au-Ga and Ni-Au were detected, whereas the metal stack with Mo insertion layer minimized inter-diffusion. Au and Ga theoretically start reacting above 450 °C [52-54], and the Ni and Au thin film diffuse each other above 200 °C [55-57] that approved reaction between those metals which resulted in lower conductivities than pure metals [58-60].



**Fig. 2.22** Two-point measured metal resistance (a) versus annealing temperature for annealing times of 2 min (solid data points) and 5 min (empty data points) ; and (b) versus line pattern length after annealing at 500°C for 5 min, where the initial resistance values of the three metal stacks (green data points) were almost identical.




**Fig. 2.23** TEM images and EDS analysis of the (a) Ni/Au and (b) Ni/Mo/Au gate metal stacks after annealing at 500°C for 5 min. EDS analysis of the each gate metal stack performed at the center of the metal line pattern.

### 2.3.3 Small-signal Characteristics

To evaluate the effect of the gate metal resistance on actual devices, we fabricated separate devices with shorter gate length ( $L_G = 0.12 \mu\text{m}$ ,  $L_{SD} = 2 \mu\text{m}$ , and  $L_{GS} = 0.6 \mu\text{m}$ ) and gate metal stacks with Ni/Au (=40/360 nm), Ni/Mo/Au (=40/10/360 nm), and Ni/Mo/Au (=40/20/360 nm) using same

fabrication process above. The results of small-signal measurements of 2-finger device without pad de-embedding are indicated in Fig. 2.24. Initially, two devices demonstrated similar power gain cut-off frequency ( $f_{\max}$ ), and only the differences were originated from device variations. The device without Mo insertion metal layer more significantly degraded on  $f_{\max}$  characteristic after 500 °C for 5 min, and it was mainly due to the increase of gate resistance according to the parameter extraction. The equivalent circuit of the intrinsic FET model contained the low-frequency dispersion effect with the thermal and trap sub-circuits [61]. On the other hand, the devices with Mo insertion metal layer whether 10 nm or 20 nm showed less degradation after annealing. The thickness of insertion metal layer had no remarkable effect on small-signal characteristics.

Therefore, the insertion gate metal between Ni and Au is important for AlGaN/GaN Schottky HEMT to mitigate reduction of  $f_{\max}$  due to the increase of gate resistance, especially for millimeter-wave with shorter gate length. The gate metal stack on RF application should be employed with not only electrically good Schottky contact properties but also thermally more stable characteristics, so that the change of  $f_{\max}$  can be minimized. Also, optimization of the metal stack including other metals, such as Pt and Ir might be required with further investigation of the gate structure to more reduce the metal reaction.



**Fig. 2.24** Small-signal characteristics of fabricated  $2 \times 50 \mu\text{m}$  devices with gate metal stacks comprising (a) Ni/Au ( $=40/360 \text{ nm}$ ), (b) Ni/Mo/Au ( $=40/10/360 \text{ nm}$ ), and (c) Ni/Mo/Au ( $=40/20/360 \text{ nm}$ ) at each gate voltage of maximum transconductance before and after annealing. The annealing temperature was  $500^\circ\text{C}$  for 5 min.

## 2.4 References

- [1] J.-C. Her, H.-J. Cho, C.-S. Yoo, H.-Y. Cha, J.-E. Oh, and K.-S. Seo, "SiN<sub>x</sub> Prepassivation of AlGa<sub>N</sub>/Ga<sub>N</sub> High-Electron-Mobility Transistors Using Remote-Mode Plasma-Enhanced Chemical Vapor Deposition," *Japanese Journal of Applied Physics*, vol. 49, no. 4, Apr 2010.
- [2] S.-J. Cho, C. Wang, and N.-Y. Kim, "Nano-scale surface morphology optimization of the ohmic contacts and electrical properties of AlGa<sub>N</sub>/Ga<sub>N</sub> high electron mobility transistors using a rapid thermal annealing dielectric protection layer," *Thin Solid Films*, vol. 557, pp. 262-267, Apr 2014.
- [3] M. Lee, Y. Ryoo, J. G. Lee, H. Y. Cha, and K. Seo, "Prepassivated AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs with improved edge acuity in annealed ohmic contacts," *Electronics Letters*, vol. 47, no. 12, Jun 2011.
- [4] J. W. Chung, W. E. Hoke, E. M. Chumbes, and T. Palacios, "AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT With 300-GHz f<sub>max</sub>," *IEEE Electron Device Letters*, vol. 31, no. 3, pp. 195-197, Mar 2010.
- [5] D. Buttari *et al.*, "Systematic Characterization of Cl<sub>2</sub> Reactive Ion Etching for Improved Ohmics in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *IEEE Electron Device Letters*, vol. 23, no. 2, pp. 76-78, Feb 2002.
- [6] F. M. Mohammed, L. Wang, and I. Adesida, "Ultralow resistance Si-containing Ti/Al/Mo/Au Ohmic contacts with large processing window for AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructures," *Applied Physics Letters*, vol. 88, no. 21, 2006.
- [7] R. Wang *et al.*, "Si-Containing Recessed Ohmic Contacts and 210 GHz Quaternary Barrier InAlGa<sub>N</sub> High-Electron-Mobility Transistors," *Applied Physics Express*, vol. 4, no. 9, Aug 2011.
- [8] M.-S. Lee, D. Kim, S. Eom, H.-Y. Cha, and K.-S. Seo, "A Compact 30-W AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Silicon Substrate With Output Power Density of 8.1 W/mm at 8 GHz," *IEEE Electron Device Letters*, vol. 35, no. 10, pp. 995-997, Aug 2014.
- [9] N.-H. Lee *et al.*, "Effects of various surface treatments on gate leakage, subthreshold slope, and current collapse in AlGa<sub>N</sub>/Ga<sub>N</sub> high-electron-mobility transistors," *Japanese Journal of Applied Physics*,

- vol. 53, no. 4S, Mar 2014.
- [10] F. Calle *et al.*, "AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs: materials, processing, and characterization," *Journal of Materials Science: Materials in Electronics*, vol. 14, no. 5-7, pp. 271-277, May 2003.
  - [11] L. Wang, F. M. Mohammed, and I. Adesida, "Differences in the reaction kinetics and contact formation mechanisms of annealed Ti/Al/Mo/Au Ohmic contacts on n-GaN and AlGa<sub>N</sub>/Ga<sub>N</sub> epilayers," *Journal of Applied Physics*, vol. 101, no. 1, Jan 2007.
  - [12] S. N. Mohammad, "Contact mechanisms and design principles for alloyed ohmic contacts to n-GaN," *Journal of Applied Physics*, vol. 95, no. 12, pp. 7940-7953, Jun 2004.
  - [13] W. Macherzyński, A. Stafiniak, B. Paszkiewicz, J. Gryglewicz, and R. Paszkiewicz, "Microanalysis of the Ti/Al and Ti/Al/Mo/Au ohmic contacts metallization to AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructures," *physica status solidi (a)*, vol. 213, no. 5, pp. 1145-1149, Feb 2016.
  - [14] U. B. Son, H. J. Ahn, and K. S. Seo, "Recess Etching을 통한 AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT의 Ohmic 특성 개선에 관한 연구," *대한전자공학회 추계학술대회*, pp. 148-149, Nov 2010.
  - [15] W. H. Tham, L. K. Bera, D. S. Ang, S. B. Dolmanan, T. N. Bhat, and S. Tripathy, "Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN MISHEMTs With a Common Gold-Free Metal-Stack for Source/Drain/Gate," *IEEE Electron Device Letters*, vol. 36, no. 12, pp. 1291-1294, Dec 2015.
  - [16] Z. Liu, M. Heuken, D. Fahle, G. I. Ng, and T. Palacios, "CMOS-compatible Ti/Al ohmic contacts ( $R_c < 0.3 \Omega\text{mm}$ ) for u-AlGa<sub>N</sub>/AlN/GaN HEMTs by low temperature annealing (<450 °C)," *Device Research Conference*, Aug 2014.
  - [17] M. J. Anand *et al.*, "Low specific ON-resistance and high Figure-of-merit AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Si substrate with non-gold metal stacks," *Device Research Conference*, Oct 2013.
  - [18] J.-G. Lee, H.-S. Kim, D.-H. Kim, S.-W. Han, K.-S. Seo, and H.-Y. Cha, "Au-free AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure field-effect transistor with recessed overhang ohmic contacts using a Ti/Al bilayer," *Semiconductor Science and Technology*, vol. 30, no. 8, Jun 2015.
  - [19] A. Firrincieli, B. De Jaeger, S. You, D. Wellekens, M. Van Hove, and S. Decoutere, "Au-free low temperature ohmic contacts for

- AlGaIn/GaN power devices on 200 mm Si substrates," *Japanese Journal of Applied Physics*, vol. 53, no. 4S, Feb 2014.
- [20] D. W. Johnson *et al.*, "Challenges of contact module integration for GaN-based devices in a Si-CMOS environment," *Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena*, vol. 32, no. 3, May 2014.
- [21] S. Arulkumaran *et al.*, "Demonstration of Submicron-Gate AlGaIn/GaN High-Electron-Mobility Transistors on Silicon with Complementary Metal–Oxide–Semiconductor-Compatible Non-Gold Metal Stack," *Applied Physics Express*, vol. 6, no. 1, Dec 2013.
- [22] W. Jatal, U. Baumann, K. Tonisch, F. Schwierz, and J. Pezoldt, "High-Frequency Performance of GaN High-Electron Mobility Transistors on 3C-SiC/Si Substrates With Au-Free Ohmic Contacts," *IEEE Electron Device Letters*, vol. 36, no. 2, pp. 123-125, Feb 2015.
- [23] D. S. Lee *et al.*, "317 GHz InAlGaIn/GaN HEMTs with extremely low on-resistance," *physica status solidi (c)*, vol. 10, no. 5, pp. 827-830, Jan 2013.
- [24] S. Ganguly *et al.*, "AlGaIn/GaN HEMTs on Si by MBE with regrown contacts and  $f_T = 153$  GHz," *physica status solidi (c)*, vol. 11, no. 3-4, pp. 887-889, Feb 2014.
- [25] G. Greco *et al.*, "Ti/Al ohmic contacts on AlGaIn/GaN heterostructures with different defect density," *Applied Surface Science*, vol. 314, no. 30, pp. 546-551, Sep 2014.
- [26] Y. Chen *et al.*, "Study of surface leakage current of AlGaIn/GaN high electron mobility transistors," *Applied Physics Letters*, vol. 104, no. 15, Apr 2014.
- [27] W. S. Tan, M. J. Uren, P. A. Houston, R. T. Green, R. S. Balmer, and T. Martin, "Surface leakage currents in SiN<sub>x</sub> passivated AlGaIn/GaN HFETs," *IEEE Electron Device Letters*, vol. 27, no. 1, pp. 1-3, Jan 2006.
- [28] H. Rahbardar Mojaver and P. Valizadeh, "Reverse Gate-Current of AlGaIn/GaN HFETs: Evidence of Leakage at Mesa Sidewalls," *IEEE Transactions on Electron Devices*, vol. 63, no. 4, pp. 1444-1449, Feb 2016.
- [29] M. Werquin *et al.*, "First results of AlGaIn/GaN HEMTs on sapphire

- substrate using an argon-ion implant-isolation technology," *Microwave and Optical Technology Letters*, vol. 46, no. 4, pp. 311-315, Jun 2005.
- [30] H. J. Cho, K. I. Lee, J. C. Her, and K. S. Seo, "Isolation of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Si Substrate Using Argon-Ion Implantation Method," *Korean Conference on Semiconductors*, pp. 74-75, Feb 2009.
- [31] S. C. Binari *et al.*, "Trapping Effects and Microwave Power Performance in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *IEEE Transactions on Electron Devices*, vol. 48, no. 3, pp. 465-471, Mar 2001.
- [32] S. P. Singh *et al.*, "Silicon Nitride Thickness Dependent Electrical Properties of InAlN/GaN Heterostructures," *The Electrochemical Society Transactions*, vol. 61, no. 4, pp. 215-224, 2014.
- [33] D. Xu *et al.*, "0.2- $\mu$ m AlGa<sub>N</sub>/Ga<sub>N</sub> High Electron-Mobility Transistors With Atomic Layer Deposition Al<sub>2</sub>O<sub>3</sub> Passivation," *IEEE Electron Device Letters*, vol. 34, no. 6, pp. 744-746, 2013.
- [34] S. Huang, Q. Jiang, S. Yang, C. Zhou, and K. J. Chen, "Effective Passivation of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs by ALD-Grown AlN Thin Film," *IEEE Electron Device Letters*, vol. 33, no. 4, pp. 516-518, Apr 2012.
- [35] R. Aubry *et al.*, "ICP-CVD SiN Passivation for High-Power RF InAlGa<sub>N</sub>/Ga<sub>N</sub>/SiC HEMT," *IEEE Electron Device Letters*, vol. 37, no. 5, pp. 629-632, May 2016.
- [36] M.-W. Ha, Y.-H. Choi, J. Lim, and M.-K. Han, "SiO<sub>2</sub> Passivation Effects on the Leakage Current in AlGa<sub>N</sub>/Ga<sub>N</sub> High-Electron-Mobility Transistors Employing Additional Schottky Gate," *Japanese Journal of Applied Physics*, vol. 46, no. 4B, pp. 2291-2295, 2007.
- [37] M. Căsar *et al.*, "Critical factors influencing the voltage robustness of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *Microelectronics Reliability*, vol. 51, no. 2, pp. 224-228, Feb 2011.
- [38] Y. Ling *et al.*, "Electric-stress reliability and current collapse of different thickness SiN<sub>x</sub> passivated AlGa<sub>N</sub>/Ga<sub>N</sub> high electron mobility transistors," *Chinese Physics B*, vol. 19, no. 4, 2010.
- [39] B. Song *et al.*, "Effect of Fringing Capacitances on the RF Performance of Ga<sub>N</sub> HEMTs With T-Gates," *IEEE Transactions on Electron Devices*, vol. 61, no. 3, pp. 747-754, Mar 2014.
- [40] X. Zhang, J. Jiake, G. Wang, Z. Feng, and Z. Zhao, "AlGa<sub>N</sub> HEMT T-gate Optimal Design," *Proceeding of the International Symposium*

- on Computer, Communication, Control and Automation*, pp. 0845-0847, 2013.
- [41] A. S. Wakita, "Novel high-yield trilayer resist process for 0.1  $\mu\text{m}$  T-gate fabrication," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 13, no. 6, Jun 1995.
- [42] D. H. Kim, S. K. Eom, S. G. Han, H. Y. Cha, and K.-S. Seo, "Suppression of Current Collapse Effects by Optimizing 0.12  $\mu\text{m}$  Gate Structure of AlGaIn/GaN HEMTs on Si-substrate for Microwave Power Applications," *International Conference on Solid State Devices and Materials*, pp. 150-151, Sep 2013.
- [43] D.-H. Kim, S.-K. Eom, J.-S. Jeong, J.-G. Lee, K.-S. Seo, and H.-Y. Cha, "Thermal stability and small-signal characteristics of AlGaIn/GaN HEMTs with gate insertion metal layer for millimeter-wave applications," *Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena*, vol. 35, no. 6, 2017.
- [44] N. Miura *et al.*, "Thermal annealing effects on Ni/Au based Schottky contacts on n-GaN and AlGaIn/GaN with insertion of high work function metal," *Solid-State Electronics*, vol. 48, no. 5, pp. 689-695, 2004.
- [45] E. Zanoni, M. Meneghini, A. Chini, D. Marcon, and G. Meneghesso, "AlGaIn/GaN-Based HEMTs Failure Physics and Reliability: Mechanisms Affecting Gate Edge and Schottky Junction," *IEEE Transactions on Electron Devices*, vol. 60, no. 10, pp. 3119-3131, 2013.
- [46] H. Jung *et al.*, "Reliability behavior of GaN HEMTs related to Au diffusion at the Schottky interface," *physica status solidi (c)*, vol. 6, no. S2, pp. S976-S979, 2009.
- [47] D. Maier *et al.*, "Testing the Temperature Limits of GaN-Based HEMT Devices," *IEEE Transactions on Device and Materials Reliability*, vol. 10, no. 4, pp. 427-436, 2010.
- [48] T. Nanjo, A. Imai, K. Kurahashi, T. Matsuda, M. Suita, and E. Yagyu, "Effect of high-temperature annealing for single-Ni-layer gate in AlGaIn/GaN high-electron-mobility transistors," *Japanese Journal of Applied Physics*, vol. 55, no. 5S, 2016.
- [49] Y.-C. Lin, C.-H. Chang, F.-M. Li, L.-H. Hsu, and E. Y. Chang,

- "Evaluation of TiN/Cu Gate Metal Scheme for AlGaN/GaN High-Electron-Mobility Transistor Application," *Applied Physics Express*, vol. 6, no. 9, 2013.
- [50] J.-P. Ao, Y. Naoi, and Y. Ohno, "Thermally stable TiN Schottky contact on AlGaN/GaN heterostructure," *Vacuum*, vol. 87, pp. 150-154, 2013.
- [51] Y. Sun *et al.*, "Thermal annealing behaviour of Ni/Au on n-GaN Schottky contacts," *Journal of Physics D: Applied Physics*, vol. 35, no. 20, pp. 2648-2651, Oct 2002.
- [52] D. D. L. Chung and E. Beam, "GOLD ON GaAs: ITS CRYSTALLOGRAPHIC ORIENTATION AND CONTROL ON THE ORIENTATION OF THE Au-Ga REACTION PRODUCT," *Thin Solid Films*, vol. 128, no. 3-4, pp. 299-319, Jun 1985.
- [53] J. K. Kim and J. L. Lee, "Effects of a Au Overlayer on Thermal Stability of Pt Transparent Ohmic Contact on p-Type GaN," *Journal of The Electrochemical Society*, vol. 149, no. 4, pp. G266-G270, Mar 2002.
- [54] D. Jendrzeczyk-Handzlik, "Thermodynamic Study and Re-optimization of the Au-Ga Binary System," *Journal of Phase Equilibria and Diffusion*, vol. 38, no. 3, pp. 305-318, 2017.
- [55] D. G. Kim, J. W. Yoon, C. Y. Lee, and S. B. Jung, "Reaction Diffusion and Formation of Cu<sub>11</sub>In<sub>9</sub> and In<sub>27</sub>Ni<sub>10</sub> Phase in the Couple of Indium-Substrates," *Materials Transactions*, vol. 44, no. 1, pp. 72-77, Jan 2003.
- [56] A. Tynkova, S. Sidorenko, S. Voloshko, A. R. Rennie, and M. A. Vasylyev, "Interdiffusion in Au(120 nm)/Ni(70 nm) thin films at the low-temperature annealing in the different atmospheres," *Vacuum*, vol. 87, pp. 69-74, 2013.
- [57] J.-W. Yoon, B.-I. Noh, and S.-B. Jung, "Interfacial reaction between Au-Sn solder and Au/Ni-metallized Kovar," *Journal of Materials Science: Materials in Electronics*, vol. 22, no. 1, pp. 84-90, 2010.
- [58] S. Leung, T. Yohiie, C. L. Bauer, and A. G. Milnes, "Electrical Properties, Structure, and Phase Morphology of Au-Ga Alloy Films Codeposited on GaAs Substrates," *Journal of the Electrochemical Society: Solid-State Science and Technology*, vol. 132, no. 4, pp. 898-903, Apr 1985.

- [59] Y. Zhenyin, D. J. Lichtenwalner, A. S. Morris, J. Krim, and A. I. Kingon, "Comparison of Au and Au–Ni Alloys as Contact Materials for MEMS Switches," *Journal of Microelectromechanical Systems*, vol. 18, no. 2, pp. 287-295, 2009.
- [60] Y. Mei, E. H. Tyler, and H. L. Luo, "Electrical resistivity of Au-Ni alloys," *Physical Review B*, vol. 26, no. 8, pp. 4299-4304, 1982.
- [61] O. Jardel *et al.*, "An Electrothermal Model for AlGaN/GaN Power HEMTs Including Trapping Effects to Improve Large-Signal Simulation Results on High VSWR," *IEEE transactions on microwave theory and technique*, vol. 55, no. 12, pp. 2660-2669, Dec 2007.

# **Chapter 3. Improving Output Power of Ka-band AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Si Substrate**

## **3.1 Introduction**


This chapter introduces two key technologies that certainly required for the high performance of GaN RF devices. An AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure on Si substrate demonstrate poorer epitaxial quality than that of SiC substrate due to lattice mismatch so that high dislocation density induces low breakdown voltage, current collapse phenomena, and inferior RF performance. Thus, we investigated the effects of the epitaxial structure with Si substrate by comparing doped buffer and un-doped buffer or different GaN channel thickness. Also, we tried to find the suitable epitaxial structure for our research about Ka-band application and expected the high performance that could be competitive with AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure on SiC substrate.

In addition, the passivation process is one of the critical technologies to achieve high output power by suppression of surface effects even though we mentioned about this process briefly in the last chapter. We employed much more effective passivation process on GaN HEMT device with HfO<sub>2</sub> which has a high dielectric constant, and this approach allowed good current collapse characteristic without increase of the thickness of passivation layer.

## 3.2 Epitaxial Structure

In this section, we investigated the effects of doped buffer on the microwave performance of AlGaN/GaN-on-Si HEMT. AlGaN/GaN heterostructure generally employs doped buffer with carbon (C) or iron (Fe) to reduce isolation current by compensation of unintentionally induced donor during growth condition. However, this technology additionally causes trapping effects due to acceptor levels of the dopants so that the trade-off characteristic varies with the thickness of GaN channel above the buffer layer. We fabricated AlGaN/GaN-on-Si HEMTs and evaluated their electrical characteristics including DC and RF with each epitaxial structure. Finally, photoluminescence (PL) and secondary ion mass spectrometry (SIMS) measurements were carried out to investigate what disadvantages were in the highly-doped C buffer on microwave characteristics.

### 3.2.1 AlGaN Barrier Layer




**Fig. 3.1** (a) Advantages of GaN materials and devices. (b) And their operation voltages with respective target frequencies.

The GaN device has an advantage of output power density in comparison to Si or GaAs so that the higher operation voltage is usually applied to the device (Fig. 3.1 (a) and (b)). As we mentioned in the last chapter, GaN device for Ka-band application also requires the higher operation voltage than other mmw applications and the higher frequency response characteristics than microwave applications. So we must consider the thickness and Al mole-fraction of AlGaN barrier layer [1, 2] to satisfy both requirements firstly to avoid short channel effect by the biased drain voltage (Fig. 3.2) and achieve high transconductance. Thus, most of the GaN RF devices demand aspect ratio ( $L_G/d_{\text{channel}}$ ) over 10 whereas the GaAs RF devices demand 2.5 ~ 6 [3, 4]. Table. 3.1 listed up several groups with their results of GaN HEMTs for K~Ka-band application. We also targeted 0.15  $\mu\text{m}$  gate with the operation voltage up to 24 V in this research so that the thickness of AlGaN barrier layer was decided below 12 nm and Al mole-fraction was 30 % which was quite high to compensate low 2DEG density due to the thin AlGaN barrier layer.

**Table 3.1** The aspect ratio and structure of AlGaN barrier layer of GaN HEMTs for K ~ Ka band.


Groups	Gate length [ $\mu\text{m}$ ]	$L_{SD}$ [ $\mu\text{m}$ ]	AlGaN [nm]	Al [%]	$L_G/d$	$F_{\text{max}}$ (DC bias) [GHz]	Operation frequency [GHz]	Operation voltage [V]
HKUST	0.2	4	18	26	9.5	180(24)	-	-
ETH-Zurich	0.2	2	17.5	26	10.2	118(10)	40	20
IEMN	0.125		12.5	26	8.6	125(4)	-	-
IEMN	0.1	2.5	6	100	16.6	192(15)	40	15
NEDI	0.15	2.5	20	28	10	63(24)	35	24
Triquint	0.25	-	-	31.5	-	-	35	20
Toshiba	0.18	-	-	30	-	-	31	24
UCSB	0.16	-	25 -> 12	32	13.3	155(5)	30	30
Toshiba	0.15	-	15	30	10	140(24)	28	24



**Fig. 3.2** The influence of short channel effect of GaN HEMT on cut-off frequency [3]. The high drain operation voltage can increase the short channel effect.

### 3.2.2 Buffer Doping


It is known that the un-doped GaN buffer exhibits n-type property due to impurities induced during GaN growth processes, such as N-vacancy, oxygen, and silicon [5]. Typical methods to achieve a high resistive buffer layer are Fe or C doping during buffer growth (Fig. 3.3). Employing a doped buffer layer can suppress the vertical leakage and can provide better confinement of 2DEG channel [6] which means the conduction band minimum (CBM) of GaN channel layer of AlGaN/GaN heterostructure is lifted up.



**Fig. 3.3** Mechanism of i-GaN buffer doping by Fe or C to reduce buffer leakage current.

Although several studies have reported the disadvantages of buffer doping induced current collapse and limited dynamic characteristics [7-10], numerous groups are still employing the doped buffer layers for power and microwave devices in order to achieve high breakdown voltages [11-14]. While the effects of Fe-doping on microwave characteristics have been studied by several research groups, only a few reports are found on the influence of C-doping on microwave characteristics [15-18]. It should be noted that Fe is not compatible with a front-end Si processing because Fe diffuses into Si and deteriorates the device performance. Therefore, Fe-doped buffer wafers would limit the integration possibility with Si technology [19]. Also, Fig. 3.4 (b) shows the simple comparison of isolation current density between two different wafers with Fe and C-doped buffer respectively. At the wafer with Fe-doped buffer demonstrated the higher isolation current density than that with C-doped buffer even if the isolation depth was much higher. Generally known, Fe-doping has an advantage of less trapping effect [8] on devices than C-doping, but it suffers from memory effect in a chamber during

the growth process [20]. So usually the concentration of Fe-doping tends to be lower resulted in higher isolation current density than C-doping at buffer.



**Fig. 3.4** (a) The structure of AlGa<sub>N</sub>/Ga<sub>N</sub> epitaxial layers of both C and Fe doped on Ga<sub>N</sub> buffer. (b) Comparison of isolation current densities of C and Fe doped structures with increasing isolation depth.

At this point of view, C would be a better choice for the source of donor compensation centers. In addition, the C-doping process is known to have less memory effects in the growth chamber [21, 22]. So we condensed with the C-doped buffer only which compared to AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure with undoped buffer for applying to our research by estimating their electrical characteristics. Most studies to date have been performed on counter doping effects and acceptor traps of C-doped buffer [10, 23, 24]. Recently, Gustafsson et al. reported the dispersive effects of microwave devices due to acceptor traps with C-doped buffer and proposed a stepped doping structure

to resolve the disadvantages of C-doping buffer [7].

### 3.2.3 Experiments


Three different AlGa<sub>0.3</sub>N/GaN heterostructures (A, B, C) grown on high-resistivity (HR) Si(111) substrates were compared in this study. As shown in Fig. 3.5, structure A had a 300 nm thick un-doped buffer layer with a 1000 nm GaN channel layer whereas structure B and C had a 2 μm thick C-doped buffer layer with a 350 nm and 400 nm GaN channel layer respectively. The doping concentration of the C-doped buffer layer was  $\sim 1 \times 10^{19} \text{ cm}^{-3}$ .

i-GaN 2.5nm	i-GaN 2.5nm	i-GaN 2.5nm
i-Al <sub>0.3</sub> Ga <sub>0.7</sub> N 10nm	i-Al <sub>0.3</sub> Ga <sub>0.7</sub> N 12nm	i-Al <sub>0.3</sub> Ga <sub>0.7</sub> N 12nm
AlN 1nm	i-GaN 350nm	AlN 1nm
i-GaN 1000nm	i-GaN(C-doped)	i-GaN 400nm
Buffer layer 300nm	Buffer layer(C-doped)	i-GaN(C-doped)
High Resistivity Si<111>	2um	2um
	High Resistivity Si<111>	Buffer layer(C-doped)
		High Resistivity Si<111>
Wafer 1 thickness = 625 um	Wafer 2 thickness = 675 um	Wafer 3 thickness = 675 um
Total epi thickness = 1185 nm	Total epi thickness = 2267 nm	Total epi thickness = 2263 nm
R <sub>sh</sub> = 320 Ω/sq	R <sub>sh</sub> = 349 Ω/sq	R <sub>sh</sub> = 291 Ω/sq
	C-doping = $1 \times 10^{19} \text{ cm}^{-3}$	C-doping = $1 \times 10^{19} \text{ cm}^{-3}$

**Fig. 3.5** The structures and characteristics of three wafers used for evaluating the effects of C-doping on GaN buffer. All wafers were supplied by NTTAT corp..

Figure 3.6 (a) exhibits X-ray diffraction (XRD) measurements for three wafers [25]. XRD measurements are generally used to estimate epitaxial quality of GaN wafer, and Ando et al. reported the relation between full-width at half-maximum (FWHM) values and threshold voltage ( $V_{th}$ ) instability at

AlGaIn/GaN-on-Si substrate. However,  $V_{th}$  instability is not only responsible for GaN channel but also AlGaIn barrier, so that it is unclear which trap level is mainly attributed to device performance. We did not focus on well-known trap levels at GaN which were induced during various growth conditions, such as 0.42-0.47, 0.39-0.42, and 0.36-0.46 eV of activation energies [25-27]. Also, Lensik et al. reported the effect of C-concentration on dislocation density and crystal quality, and no influence was observed as increasing C-concentration even though it was GaN bulk layer on sapphire substrate [28]. At this point of view, we neglected the issues of epitaxial quality.




**Fig. 3.6** (a) FWHMs of X-ray rocking curves (in arcsec) for three different wafers. (b) Buffer leakage current characteristics of each wafer. Isolation depths were 350 nm.

### 3.2.4 DC and RF Characteristics


The gate lengths of fabricated AlGaIn/GaN HEMTs were 0.15  $\mu\text{m}$  and  $L_{GS}$  were fixed with 0.6  $\mu\text{m}$  for various source-drain distances ( $L_{SD} = 2, 3, 4 \mu\text{m}$ ). Figure 3.6(b) shows the buffer leakage current characteristics for both

samples that were measured with the isolation gap of 30  $\mu\text{m}$ , as illustrated in the inset. As expected, the C-doped samples exhibited much lower leakage current characteristics in comparison to the un-doped sample.

In order to evaluate the effects of the C-doped buffer, we focused on the channel modulation and current collapse phenomenon of the devices that are related to the short channel and deep level trapping effects. The sub-threshold slope characteristics are associated with pinch-off characteristics and cut-off frequency that are important characteristics for microwave devices. Figure 3.7 shows the sub-threshold slope characteristics of each sample with various source-drain distances at the same gate length of 0.15  $\mu\text{m}$  and drain voltage of 5 V, and the results signify short channel effect indirectly. Previous studies reported the improved sub-threshold slope of AlGaIn/GaN HEMTs by intentional Fe buffer doping and reduced GaN channel thickness [15, 17]. On the contrary, the sample with C-doped buffers in our study exhibited a relatively larger sub-threshold slope in comparison with the un-doped buffer sample, even though C-doped buffer with thinner GaN channel showed the relatively small sub-threshold slope. Although the off-state leakage current was lower for the samples with C-doped buffer, the transfer characteristics between on and off turned out to be poor, indicating that it had extra carriers might be induced from donor level states in the GaN channel layer associated with C-doping. Figure 3.8 demonstrates off-state drain currents at gate voltage of -10 V of each device. As known in the transfer curves, the devices with C-doped buffer showed lower drain currents at lower drain voltage region. However, similar breakdown voltages or drain currents were obtained at source-drain distance with 2  $\mu\text{m}$  or at high drain voltage. This point also suggested that C-doping buffer made GaN channel layer to be conductive.




**Fig. 3.7** Log scale transfer characteristics of the fabricated devices with undoped and C-doped buffer layer.




**Fig. 3.8** Off-state drain leakage current characteristics of the fabricated devices on each wafer structures.

If the C-doping process generated acceptor level traps, the relevant current collapse phenomenon would lead to early saturation of output power

under RF operation [29, 30]. The gate and drain lag characteristics of these samples with the source-drain distance of 2  $\mu\text{m}$  were measured to investigate the current collapse phenomenon under pulsed conditions with the pulse width of 500 ns at the gate and drain quiescent biases of -6 and 25 V, respectively. As shown in Fig. 3.9, significant degradation in drain current was observed for the C-doped sample with thinner GaN channel layer, meaning more trapping effects. It is obvious that such trapping effects were caused by C-doping induced traps. It was reported that the trapping effects became severe when the doped buffer is located closer to the 2-DEG channel [17, 24, 31]. These acceptor level traps have been investigated by several groups using luminescence measurements focused on C-doped GaN bulk layers [32, 33].




**Fig. 3.9** Pulsed I-V characteristics of the devices with (a) un-doped buffer (b) C-doped buffer (350 nm GaN channel) (c) C-doped buffer (400 nm GaN channel). The pulse width and period were 200 ns and 1 ms, respectively. The quiescent bias conditions for the gate lag measurements were applied considering each threshold voltage, and drain lag measurements were 25 V, respectively.



**Fig. 3.10** (a) Small-signal characteristics of fabricated  $2 \times 50 \mu\text{m}$  devices with un-doped and C-doped buffer layers at gate voltage of  $-1.6$  V,  $-2$  V, and  $-3$  V, respectively, considering each threshold voltage. (b)  $f_T$  and  $f_{\text{max}}$  characteristics as a function of drain bias voltages. (c)  $f_{\text{max}}$  characteristics as a function of the gate bias voltages.

Both small- and large-signal characteristics were measured for the fabricated  $2 \times 50 \mu\text{m}$  devices. The drain bias dependent  $f_T$  and  $f_{\text{max}}$  without de-embedding are plotted in Fig. 3.10. As expected from the channel modulation and pulsed characteristics, superior characteristics were obtained for the sample with the un-doped buffer layer. It should also be noted that the peak  $f_{\text{max}}$  was achieved at a relatively higher drain bias voltage for the un-doped buffer device: 15 V for the C-doped buffer devices, and 18 V for the un-doped buffer device. The large-signal characteristics measured at 18 GHz which was quite low in terms of gate length due to the limitation of load-pull [34] set up are compared in Fig. 3.11. Source and load matching were conducted at the input power of 15 dBm. The device with the un-doped buffer layer exhibited the maximum output power of 25.7dBm ( $\approx 3.7 \text{ W/mm}$ ). It is suggested that the smaller linear gain and faster gain compression observed for the devices with the C-doped buffer layers were attributed to the poor transfer characteristic and severe current collapse phenomenon.




**Fig. 3.11** Large-signal characteristics measured at 18 GHz with drain bias voltage of 24 V.

### 3.2.5 Analysis of Materials Properties


To understand the influence of C-doped buffer, PL measurements were carried out at different depths from the surface at 22 °C. It should be noted that PL related traps could be located not only at GaN channel but also at AlGaN barrier, so that the samples with different depths were prepared by low damage  $\text{BCl}_3/\text{Cl}_2$  plasma etching: (i) on the GaN cap layer surface without being etched; (ii) at the GaN channel layer after removing the AlGaN barrier layer (etched depth = 25 nm), and (iii) at the GaN buffer layer after removing the GaN channel layer (etched depth = 500 nm for un-doped buffer wafer, 400 nm and 450 nm for C-doped buffer wafers, respectively). The measured spectra for un-doped and C-doped wafers are compared in Fig. 3.12. The band edge (BE) luminescence was obtained at  $\sim 3.4$  eV, which was mainly

due to the transition between shallow donor and the Ga vacancy ( $V_{\text{Ga}}$ ) deep acceptor level [35]. While no significant difference was observed between three wafers at the surface and GaN channel layers, the noticeable difference which was similar to previous reports about photoluminescence measurements of GaN bulk observed at the buffer layer. It should be noted that the etched depth for GaN channel layers is just under the 2DEG channel. In Fig. 3.12 (c), the C-doped buffer layers had lower BE luminescence intensities and higher yellow luminescence (YL) and blue luminescence (BL) intensities in comparison to the un-doped buffer layer, suggesting shallow donor compensation by C induced non-radiation recombination centers [5, 35]. The higher YL and BL intensities imply higher concentration of deep acceptor level defects that are responsible for the trapping effects observed in the pulsed characteristics. It was reported that the YL band was attributed to electron transitions from the conduction band minimum to the  $C_{\text{N}}$ ,  $C_{\text{N}}\text{-O}_{\text{N}}$  complexes, or  $C_{\text{N}}\text{-Si}_{\text{Ga}}$  defect complexes [19, 36], whereas the BL band was attributed to electron transitions from  $C_{\text{Ga}}$  to  $C_{\text{N}}$  [5, 37]. Since the C-doped buffers have significant acceptor level defects, one can expect to see different PL profiles in GaN channel layers between these samples [28]. From the fact that no difference with BE-related luminescence at the surface and GaN channel layer was observed between these samples, it is indicated that the GaN channel layer on top of the C-doped buffers has considerable amount of donor level defects in comparison to the un-doped buffer sample.




**Fig 3.12** PL spectra of the samples (a) on the GaN cap layer surface (b) at the GaN channel layer, and (c) at the GaN buffer layer. The measurements were carried out with the wavelength of 266 nm.

Further investigation was performed for the sample with un-doped buffer and C-doped buffer (350 nm GaN channel layer representatively) by dynamic SIMS (magnetic sector SIMS) measurement with Cs<sup>+</sup> of 15 keV gun and 20 nA to find out the relationship between near BE luminescence regime and extra carriers in the GaN channel layer which response to the horizontal field with drain voltage (Fig. 3.13).



**Fig. 3.13** Raw data of measured SIMS profiles for wafer structure 1 and 2, respectively. Oxygen and silicon impurities were also detected through all depth of wafers.

C was detected at the GaN channel layer due to the residual carbon from the underneath C-doped buffer, which would generate trap centers. It was found that Al profile in the data was not matched with the wafer structure but followed on C profile at the GaN channel layer. To confirm the wafer structure, Fig. 3.14 shows the raw intensity profiles of detected ions plotted with the estimated depth from TEM (Transmission Electron Microscope) measurement, and no Al was detected at the GaN channel and half of the buffer. This is because an atomic mass of Al is similar with C-N complex which means  $C_{Ga}$  or C-H-N complexes.  $C_{Ga}$  can act as not only a trap center but also a shallow donor state with transition level of 0.20 eV below the conduction band minimum that can provide extra carriers which, in turn, caused slow turn-on/off characteristics.



**Fig. 3.14** The result of TEM energy dispersive spectroscopy (EDS) for the wafer with C-doped buffer.

Therefore, it is suggested that the C induced donor states in the GaN channel layer are responsible for the relatively poor transfer and off-state breakdown characteristics of the short channel device. While the C-doped buffer employed in AlGaN/GaN heterostructure is known to have advantages of leakage current reduction and breakdown voltage enhancement, careful attention must be paid to the drawback of RF performance degradation at microwave or higher frequencies. As a result, we have decided to employ AlGaN/GaN heterostructure without doping at buffer for Ka-band GaN HEMT device due to the higher RF performances and not that low breakdown voltage on short channel device which could demonstrate enough high operation voltage.


## 3.3 Passivation Process

In this section, we investigated the impact of passivation process on current collapse phenomenon and achieved the effective passivation process without increasing the thickness of dielectric layer due to parasitic capacitances. Not only protecting the surface of the fabricated device but also compensating the surface states and mitigating the peak electric field combined with field-plate structure are the main purpose of passivation process. Firstly, conventional  $\text{SiN}_x$  passivation process was employed with various conditions in terms of plasma damage on the surface during  $\text{SiN}_x$  deposition [38] and density of dielectric layer for blocking moisture which might induce oxygen at GaN surface [39]. After that,  $\text{SiN}_x$  and high-k dielectric were adapted with constructing dual passivation layer to achieve the higher breakdown voltage and better current collapse phenomena than single passivation layer.

### 3.3.1 Current Collapse for GaN HEMT


To be specific, the current collapse phenomenon is one of the most important issues in GaN device technology. The origins of current collapse phenomenon are hard to define simply. The most of origins are induced from GaN epitaxial layers such as buffer traps, GaN channel traps, AlGaIn barrier traps, or surface traps (Fig. 3.15). Except the surface traps, GaN growth condition primarily influences on the trap densities so that the current collapse phenomenon caused by those traps are quite independent with front process technologies. As we referred in chapter 3.2, the acceptor-like traps in the GaN buffer or channel layers can make electron trapping at operation condition

with high drain voltage [10, 23, 24], but the surface traps are mainly due to donor-like traps such as N-vacancies [40, 41].




**Fig. 3.15** The structure of AlGaN/GaN HEMT and location of various traps.

In principle, the donor level states in bulk layers can be the source of electrons for the 2DEG in AlGaN/GaN heterostructure and they are induced by growth condition. However, such traps at the GaN surface are the main source of the 2DEG inherently by transferring the electrons from occupied surface states to empty conduction band states of the AlGaN/GaN interface, leaving behind positive surface charge [42]. Thus, the surface donor-like traps are unoccupied and positively charged under no external field and occupied with electrons (neutralized) during large negative pulsed gate voltage ( $V_{GS,Q}$ ) which form a virtual gate at an edge of the gate resulted in depleting the electrons in the 2DEG [40] as shown in Fig. 3.16. The depletion of electrons in the 2DEG incurs the decrease of drain current density what is called current collapse phenomenon.



**Fig. 3.16** Schematic representation of the charge distribution in a GaN-based HEMT and the effect of the virtual gate.



**Fig. 3.17** Charge distribution and conduction band diagram of GaN cap/AlGaN/GaN heterostructure.




### 3.3.2 SiN<sub>x</sub> Passivation

Successful surface passivation prevents the surface states from being neutralized by trapped electrons which causes surface depletion and current collapse. The SiN<sub>x</sub> is the most famous dielectric material for passivation layer at GaN device process due to the high quality of interface state. In general, the SiN<sub>x</sub> layer is deposited with SiH<sub>4</sub> (with Ar) gas and N<sub>2</sub> or NH<sub>3</sub> plasma in CVD chamber. The disadvantage of the plasma enhanced CVD (PECVD) is the damage on the surface during deposition process by induced plasma [52]. The plasma damage varies with plasma power, but too low plasma power leads to poorer quality of SiN<sub>x</sub> layer. So firstly, we used both remote PECVD to reduce plasma damage and Catalytic-CVD (Cat-CVD) [53] which do not use plasma for dielectric deposition in this research. Table. 3.2 indicates the conditions of both passivation processes.

**Table 3.2** Process details of PECVD (top) and Cat-CVD (bottom) SiN<sub>x</sub> deposition.

	SiH <sub>4</sub> /N <sub>2</sub> /Ar [sccm]	Pressure [mTorr]	Source power [W]	Chuck temp. [°C]	Dep. Rate [Å/sec]
<b>Remote PECVD (ICP-CVD)</b>	2.8/9/90	35	200	400	0.55


	SiH <sub>4</sub> /NH <sub>3</sub> /H <sub>2</sub> [sccm]	Pressure [mTorr]	Wire Temp. [°C]	Chuck temp. [°C]	Dep. Rate [Å/sec]
<b>Catalytic CVD</b>	2/10/25	30	1700	400	0.9




**Fig. 3.19** The current collapse phenomena with different passivation process. The pulse width and period of pulsed I-V measurements were 200 ns and 1 ms, respectively.

Estimation of current collapse phenomenon was performed with AlGaN/GaN Schottky HEMT fabricated by our standard process. The gate length of the device was 2  $\mu\text{m}$ , and the distance between the gate and drain ( $L_{\text{GD}}$ ) was 7  $\mu\text{m}$ , and the passivation layer of 60 nm-thick was employed equally at all samples. The sheet resistance of used epitaxial structure was 318  $\Omega/\text{sq}$ . Figure 3.19 shows each result of passivation process with various re-deposition (chapter 2) conditions. The device with passivation process using Cat-CVD demonstrated large initial current collapse when the  $V_{\text{GS,Q}}$  was applied, but no more significant current collapse was observed. However, the devices with passivation process using remote PECVD presented good current collapse initially and large current collapse occurred after the  $V_{\text{DS,Q}}$  was applied. There was only the difference at initial current collapse by the  $V_{\text{GS,Q}}$  between two chuck temperatures. We could derive the main cause of the differences in both passivation processes by different measurement and post deposition annealing (PDA). The  $V_{\text{DS,Q}}$  generally affected on current collapse phenomenon by inducing stress on the surface traps to the drain side and the bulk traps in the GaN epitaxial layers. So we measured only with the  $V_{\text{GS,Q}}$  (gate lag) and  $V_{\text{DS,Q}}$  (drain lag) respectively to separate each effect even though the measurement without  $V_{\text{GS,Q}}$  also can be added the thermal effect a little bit, because the 2DEG channel might not be depleted at this condition. Figure 3.20 shows two different measurements for both passivation processes. The remote PECVD process occurred gate lag phenomenon continuously as the  $V_{\text{GS,Q}}$  increased whereas the Cat-CVD process occurred gate lag phenomenon only at initial  $V_{\text{GS,Q}}$ . This indicated the peak electric field near the gate edge of the device with the remote PECVD process which was directly related to the  $V_{\text{GS,Q}}$  was gradually increased with the increase of  $V_{\text{GS,Q}}$ , and the plasma damage was still induced on the surface during the  $\text{SiN}_x$  deposition. Also, the existence of plasma damage could be observed through

PDA process only for PECVD passivation by reduction of current collapse (Fig. 3.19 (f)) and the drain off-state leakage current density as shown in Fig. 3.21. From these results, we decided that the Cat-CVD process might be better for the surface condition even though the initial  $V_{GS,Q}$  made gate lag phenomenon.




**Fig. 3.20** Pulsed I-V measurements for both PECVD and Cat-CVD passivation with only negative  $V_{GS,Q}$  stress and positive  $V_{DS,Q}$  stress, respectively. The pulse width and period were 200 ns and 1 ms.




**Fig. 3.21** Drain off-state leakage current characteristics of various conditions of passivation processes. The post annealing results were performed with post-gate metallization annealing (PMA) at 500 °C 10 min instead of PDA.

We tried to find out the way to solve the phenomenon with the initial  $V_{GS,Q}$  for the Cat-CVD process. Both passivation processes have different deposition rate and etching rate, so the density of the  $\text{SiN}_x$  layer by using Cat-CVD might be low which means the surface was not enough blocked from the air (oxygen) [39]. The way we found was dual passivation structure with remote PECVD and Cat-CVD. The upper  $\text{SiN}_x$  layer by using remote PECVD effectively blocked the GaN surface from the air, but the drain off-state leakage current density was increased in comparison to the single  $\text{SiN}_x$  layer using Cat-CVD even though the current collapse phenomena were remarkably improved (Fig. 3.22 and Fig. 2.23). This result was because the bottom  $\text{SiN}_x$  layer was too thin to form stable dielectric structure. We could find the solution by increasing the thickness of the bottom  $\text{SiN}_x$  layer using Cat-CVD and reducing the thickness of the upper dielectric layer with high- $k$  dielectric instead of  $\text{SiN}_x$  ( $\epsilon_r = 7$ ) in the next section.



**Fig. 3.22** Pulsed I-V characteristics of the devices with dual SiN<sub>x</sub> passivation with different thickness of bottom interfacial layers before and after PMA.



**Fig. 3.23** Drain off-state leakage current characteristics of dual SiN<sub>x</sub> passivation with different thickness of bottom interfacial layers before and after PMA.

### 3.3.3 Dual Passivation with High-k Dielectric

In this research, we focused on effective passivation process in terms of the current collapse phenomenon and the breakdown voltage of the devices without increasing the thickness of passivation layer. The high-k dielectrics have been investigated about their effects on electric field and breakdown voltage through the simulation work [54-56].


$$\nabla \cdot (\epsilon \nabla \varphi) = -q(p - n + N_{Di} + N_{DD}^+ - N_{DA}^-)$$

$$\nabla \cdot J_n = -qG + q(R_{DD} + R_{DA})$$


$$\nabla \cdot J_p = qG - q(R_{DD} + R_{DA})$$

$$G = (a_n |J_n| + a_p |J_p|) / q$$

However, there were no actual results of the fabricated device with the high-k dielectric considering the electric field. We employed  $\text{HfO}_2$  ( $\epsilon_r = 17$ ) as the high-k dielectric on AlGaIn/GaN Schottky HEMT to achieve both blocking the oxygen from the air and decreasing the peak electric field near the gate edge using atomic layer deposition (ALD) process. Firstly, the long channel device with the same size with the above section was also fabricated for evaluation on the epitaxial structure with sheet resistance of  $350 \Omega/\text{sq}$  (Fig. 3.24 (a)). Figure 3.24 (b) shows the transfer characteristics of the fabricated devices with having slightly positive shift on dual passivated devices. As the ratio of the  $\text{HfO}_2$  layer increased (Fig. 3.25), the current collapse phenomenon was significantly improved in comparison to the single  $\text{SiN}_x$  for passivation layer, and this result was attributed to reduction of electric field toward the drain side. Also, the breakdown characteristics were measured, but no remarkable differences were observed with long channel devices.




**Fig. 3.24** (a) The structure of fabricated AlGaIn/GaN Schottky HEMT device with  $\text{SiN}_x/\text{HfO}_2$  dual passivation layer. (b) The comparison of transfer characteristics between single and dual passivated devices.




**Fig. 3.25** Pulsed I-V characteristics of the devices with three different passivation layers. The total thickness of passivation layer was same as 60 nm and only the portion of  $\text{HfO}_2$  layer was changed.

### 3.3.4 Results on Sub-micrometer Device




**Fig. 3.26** SEM images after gate foot etching for both single  $\text{SiN}_x$  and dual  $\text{SiN}_x/\text{HfO}_2$  passivation layers. The final gate lengths were similar as 200 nm.


Ultimately, the sub-micrometer device induced higher electric field with  $L_{SD} = 2 \mu\text{m}$  and  $L_{GD} = 1.4 \mu\text{m}$  was fabricated and evaluated their characteristics. To define the gate length of 200 nm for both passivation processes had different initial pattern length (Fig. 3.26) because the etching rate of  $\text{HfO}_2$  was much lower than  $\text{SiN}_x$ . We used the thinner AlGaIn barrier of 12 nm with Al content of 30 %, and GaN channel layer of 350 nm with 2  $\mu\text{m}$  C-doped GaN buffer for the wafer structure in this experiment which was more suitable for high frequency application. Figure 3.27 shows notable improvement of the current collapse at the device with dual passivation layer with the  $\text{HfO}_2$  of 15 nm-thick, and more improvement was achieved at longer length of field-plate whereas the  $\text{SiN}_x$  passivation layer with longer field-plate demonstrated less improvement of current collapse which indicated the different effectiveness of passivation layer with same distance from the gate edge to the edge of field-plate in terms of the electric field distribution. As same with the section 3.3.2, we measured the gate lag phenomenon to make the effects clear (Fig. 3.28). As the ratio of the  $\text{HfO}_2$  layer increased, not only the initial gate lag phenomenon that we mentioned above but also the total gate lag phenomenon was remarkably suppressed that implied the effective mitigation of electric field even if the channel length of the device was short. Figure 3.29 shows the breakdown characteristics of the fabricated devices with different  $L_{SD}$ . It was obvious that the device with  $\text{SiN}_x/\text{HfO}_2$  dual passivation layer demonstrated the higher and more uniform breakdown characteristics than  $\text{SiN}_x$  single passivation layer versus  $L_{SD}$ .



**Fig. 3.27** Pulsed I-V characteristics of fabricated 0.2  $\mu\text{m}$  AlGaIn/GaN HEMTs-on-Si with different length of gate field-plate ( $L_{GF}$ ).




**Fig. 3.28** Pulsed I-V characteristics only with increasing negative  $V_{GSQ}$  for each device.



**Fig. 3.29** Gate to drain 2-terminal breakdown measurements for devices with both single and dual passivation layers.

However, we had to consider about the small-signal characteristics when the high-k dielectric was employed at RF device even though the current collapse and breakdown voltage were improved. The equivalent circuit of the intrinsic FET model also contained the low-frequency dispersion effect with the thermal and trap sub-circuits. The extracted small-signal parameters are plotted in Fig. 3.30. The  $f_{\max}$  of the devices with SiN<sub>x</sub>/HfO<sub>2</sub> dual passivation layer exhibited the higher values than the device with SiN<sub>x</sub> single passivation layer. From our extraction method, notable increases of parasitic capacitance ( $C_{gs}$ ) were found due to high-k dielectric between the source and drain. Despite the increased parasitic capacitances, the extracted intrinsic  $G_m$  was much more increased resulted in the higher  $f_T$  and  $f_{\max}$  as the ration of HfO<sub>2</sub> increased. The higher  $G_m$  might be attributed to different gate length, but the improved gate lag phenomenon also could influence on  $G_m$ . Further investigation will be needed to clarify the impact of high-k dielectric on small-signal characteristics [58].




**Fig. 3.30** Extracted small-signal parameters versus drain voltages for the devices with three different passivation layer.


### 3.3.5 Process Issues of Dual Passivation

Unlike the long channel device ( $L_G = 2 \mu\text{m}$ ), the device with the gate length under few hundred nm is generally hard to define the exact gate length due to the etching process of the passivation layer for making Schottky contact. At dual passivation process, defining the gate length could be much more difficult because of the obvious difference of etching rate among two dielectric layers. Figure 3.31 (a) shows the process issue by cross-sectional

image.  $\text{CF}_4/\text{O}_2$  gas [59] was used to remove  $\text{HfO}_2$  layer with 50 mTorr 100 W and  $\text{SF}_6$  gas was used to remove  $\text{SiN}_x$  layer with 100 mTorr 20 W at RIE both. Because the high plasma power was required to remove the  $\text{HfO}_2$  layer, the bottom  $\text{SiN}_x$  layer could not be as an etching stop layer. Also, the etching rate of the  $\text{SiN}_x$  layer was varied after the plasma which was used in  $\text{HfO}_2$  etching reacted with the  $\text{SiN}_x$  (Fig. 3.31 (b)). Thus, the finally defined gate profile was unstable as shown in Fig. 3.32 and it was easy to form undercut profile.



**Fig. 3.31** (a) Problem with undercut profile after  $\text{SiN}_x/\text{HfO}_2$  dual layer etching. (b) The etching selectivity and change of etching rate of  $\text{SiN}_x$  bottom layer before and after  $\text{HfO}_2$  etching.



**Fig. 3.32** SEM images of two-step etching for dual passivation layer. First-step was CF<sub>4</sub>/O<sub>2</sub> high power etching for HfO<sub>2</sub>, and second-step was SF<sub>6</sub> low power etching for SiN<sub>x</sub>.

## 3.4 References

- [1] P. Waltereit *et al.*, "Influence of AlGa<sub>N</sub> barrier thickness on electrical and device properties in Al<sub>0.14</sub>Ga<sub>0.86</sub>N/GaN high electron mobility transistor structures," *Journal of Applied Physics*, vol. 112, no. 5, Sep 2012.
- [2] M. Higashiwaki and T. Matsui, "Barrier Thickness Dependence of Electrical Properties and DC Device Characteristics of AlGa<sub>N</sub>/Ga<sub>N</sub> Heterostructure Field-Effect Transistors Grown by Plasma-Assisted Molecular-Beam Epitaxy," *Japanese Journal of Applied Physics*, vol. 43, no. No. 9A/B, pp. L1147-L1149, Aug 2004.
- [3] D. Guerra, R. Akis, F. A. Marino, D. K. Ferry, S. M. Goodnick, and M. Saraniti, "Aspect Ratio Impact on RF and DC Performance of State-of-the-Art Short-Channel Ga<sub>N</sub> and InGaAs HEMTs," *IEEE Electron Device Letters*, vol. 31, no. 11, pp. 1217-1219, Sep 2010.
- [4] G. H. Jessen *et al.*, "Short-Channel Effect Limitations on High-Frequency Operation of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs for T-Gate Devices," *IEEE Transactions on Electron Devices*, vol. 54, no. 10, pp. 2589-2597, Sep 2007.
- [5] D. Zhou *et al.*, "Investigation of breakdown properties in the carbon doped Ga<sub>N</sub> by photoluminescence analysis," *physica status solidi (c)*, vol. 13, no. 5-6, pp. 345-349, Jan 2016.
- [6] M. Meneghini *et al.*, "Buffer Traps in Fe-Doped AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs: Investigation of the Physical Properties Based on Pulsed and Transient Measurements," *IEEE Transactions on Electron Devices*, vol. 61, no. 12, pp. 4070-4077, Dec 2014.
- [7] O. Axelsson *et al.*, "Application Relevant Evaluation of Trapping Effects in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs With Fe-Doped Buffer," *IEEE Transactions on Electron Devices*, vol. 63, no. 1, pp. 326-332, Jan 2016.
- [8] M. J. Uren, J. Moreke, and M. Kuball, "Buffer Design to Minimize Current Collapse in Ga<sub>N</sub>/AlGa<sub>N</sub> HFETs," *IEEE Transactions on Electron Devices*, vol. 59, no. 12, pp. 3327-3333, Dec 2012.
- [9] S. Gustafsson *et al.*, "Dispersive Effects in Microwave AlGa<sub>N</sub>/Al<sub>N</sub>/Ga<sub>N</sub> HEMTs With Carbon-Doped Buffer," *IEEE*

- Transactions on Electron Devices*, vol. 62, no. 7, pp. 2162-2169, Jul 2015.
- [10] A.-J. Tzou *et al.*, "An Investigation of Carbon-Doping-Induced Current Collapse in GaN-on-Si High Electron Mobility Transistors," *Electronics*, vol. 5, no. 2, Jun 2016.
- [11] S. DasGupta, A. G. Baca, and M. J. Cich, "Computational analysis of breakdown voltage enhancement for AlGaIn/GaN HEMTs through optimal pairing of deep level impurity density and contact design," *Solid-State Electronics*, vol. 91, pp. 59-66, Oct 2014.
- [12] M. R. Ramdani, M. Chmielowska, Y. Cordier, S. Chenot, and F. Semond, "Effect of carbon doping on crystal quality, electrical isolation and electron trapping in GaN based structures grown silicon substrates," *Solid-State Electronics*, vol. 75, pp. 86-92, May 2012.
- [13] M. J. Uren, M. Caesar, S. Karboyan, P. Moens, P. Vanmeerbeek, and M. Kuball, "Electric Field Reduction in C-Doped AlGaIn/GaN on Si High Electron Mobility Transistors," *IEEE Electron Device Letters*, vol. 36, no. 8, pp. 826-828, Aug 2015.
- [14] Y. C. Choi, M. Pophristic, B. Peres, H. Y. Cha, M. G. Spencer, and L. F. Eastman, "High breakdown voltage C-doped GaN-on-sapphire HFETs with a low specific on-resistance," *Semiconductor Science and Technology*, vol. 22, no. 5, pp. 517-521, Mar 2007.
- [15] D. Bisi *et al.*, "Hot-Electron Degradation of AlGaIn/GaN High-Electron Mobility Transistors During RF Operation: Correlation With GaN Buffer Design," *IEEE Electron Device Letters*, vol. 36, no. 10, pp. 1011-1014, Oct 2015.
- [16] S. Rajan, A. Chakraborty, and U. K. Mishra, "MBE-Grown AlGaIn/GaN HEMTs on SiC," *International Journal of High Speed Electronics and Systems*, vol. 14, no. 3, pp. 732-737, Dec 2004.
- [17] M. Hirose, Y. Takada, and K. Tsuda, "Numerical analysis of short-gate GaN HEMTs with Fe-doped buffer layers," *physica status solidi (c)*, vol. 9, no. 2, pp. 361-364, Nov 2012.
- [18] S. Rajan *et al.*, "Power Performance of AlGaIn-GaN HEMTs Grown on SiC by Plasma-Assisted MBE," *IEEE Electron Device Letters*, vol. 25, no. 5, pp. 247-249, May 2004.
- [19] M. Huber *et al.*, "Impact of residual carbon impurities and gallium vacancies on trapping effects in AlGaIn/GaN metal insulator

- semiconductor high electron mobility transistors," *Applied Physics Letters*, vol. 107, no. 3, Jul 2015.
- [20] M. Rudziński *et al.*, "Growth of Fe doped semi-insulating GaN on sapphire and 4H-SiC by MOCVD," *physica status solidi (c)*, vol. 3, no. 6, pp. 2231-2236, May 2006.
- [21] X. Li *et al.*, "Carbon doped GaN buffer layer using propane for high electron mobility transistor applications: Growth and device results," *Applied Physics Letters*, vol. 107, no. 26, Dec 2015.
- [22] S. Heikman, S. Keller, S. P. DenBaars, and U. K. Mishra, "Growth of Fe doped semi-insulating GaN by metalorganic chemical vapor deposition," *Applied Physics Letters*, vol. 81, no. 3, pp. 439-441, Jul 2002.
- [23] G. Verzellesi *et al.*, "Influence of Buffer Carbon Doping on Pulse and AC Behavior of Insulated-Gate Field-Plated Power AlGaIn/GaN HEMTs," *IEEE Electron Device Letters*, vol. 35, no. 4, pp. 443-445, Apr 2014.
- [24] H.-S. Kang *et al.*, "Suppression of current collapse in AlGaIn/GaN MISHFET with carbon- doped GaN/undoped GaN multi-layered buffer structure," *physica status solidi (a)*, vol. 212, no. 5, pp. 1116-1121, Feb 2015.
- [25] Y. Ando, I. Takenaka, H. Takahashi, and C. Sasaoka, "Correlation Between Epitaxial Layer Quality and Drain Current Stability of GaN/AlGaIn/GaN Heterostructure Field-Effect Transistors," *IEEE Transactions on Electron Devices*, vol. 62, no. 5, pp. 1440-1447, May 2015.
- [26] S. Saadaoui, M. M. Ben Salem, M. Gassoumi, H. Maaref, and C. Gaquière, "Anomaly and defects characterization by I-V and current deep level transient spectroscopy of Al<sub>0.25</sub>Ga<sub>0.75</sub>N/GaN/SiC high electron-mobility transistors," *Journal of Applied Physics*, vol. 111, no. 7, Apr 2012.
- [27] A. Chini, M. Esposito, G. Meneghesso, and E. Zanoni, "Evaluation of GaN HEMT degradation by means of pulsed I-V, leakage and DLTS measurements," *Electronics Letters*, vol. 45, no. 8, Apr 2009.
- [28] A. Lesnik *et al.*, "Properties of C-doped GaN," *physica status solidi (b)*, vol. 254, no. 8, Dec 2016.
- [29] P. Yi, S. Rajan, M. Higashiwaki, C. Zhen, S. P. DenBaars, and U. K.

- Mishra, "Effect of Dielectric Thickness on Power Performance of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *IEEE Electron Device Letters*, vol. 30, no. 4, pp. 313-315, Apr 2009.
- [30] R. Aubry *et al.*, "ICP-CVD Si<sub>N</sub> Passivation for High-Power RF InAlGa<sub>N</sub>/Ga<sub>N</sub>/SiC HEMT," *IEEE Electron Device Letters*, vol. 37, no. 5, pp. 629-632, May 2016.
- [31] S. A. Chevtchenko, E. Cho, F. Brunner, E. Bahat-Treidel, and J. Würfl, "Off-state breakdown and dispersion optimization in AlGa<sub>N</sub>/Ga<sub>N</sub> heterojunction field-effect transistors utilizing carbon doped buffer," *Applied Physics Letters*, vol. 100, no. 22, May 2012.
- [32] M. A. Reshchikov and H. Morkoç, "Luminescence properties of defects in Ga<sub>N</sub>," *Journal of Applied Physics*, vol. 97, no. 6, Mar 2005.
- [33] O. Lopatiuk, L. Chernyak, Y. Feldman, and K. Gartsman, "Studies of electron trapping in Ga<sub>N</sub> doped with carbon," *Thin Solid Films*, vol. 515, no. 10, pp. 4365-4368, Aug 2007.
- [34] C. Schubert, H. Arthaber, M. L. Mayer, G. Magerl, R. Quay, and F. v. Raay, "Load Pull Characterization of Ga<sub>N</sub>/AlGa<sub>N</sub> HEMTs," *International Workshop on Integrated Nonlinear Microwave and Millimeter-Wave Circuits*, pp. 180-182, Apr 2006.
- [35] R. Armitage, Q. Yang, and E. R. Weber, "Analysis of the carbon-related "blue" luminescence in Ga<sub>N</sub>," *Journal of Applied Physics*, vol. 97, no. 7, Mar 2005.
- [36] S. G. Christenson, W. Xie, Y. Y. Sun, and S. B. Zhang, "Carbon as a source for yellow luminescence in Ga<sub>N</sub>: Isolated CN defect or its complexes," *Journal of Applied Physics*, vol. 118, no. 13, Oct 2015.
- [37] C. H. Seager, A. F. Wright, J. Yu, and W. Götz, "Role of carbon in Ga<sub>N</sub>," *Journal of Applied Physics*, vol. 92, no. 11, pp. 6553-6560, Dec 2002.
- [38] K. J. Choi, H. W. Jang, and J.-L. Lee, "Observation of inductively coupled-plasma-induced damage onn-type Ga<sub>N</sub> using deep-level transient spectroscopy," *Applied Physics Letters*, vol. 82, no. 8, pp. 1233-1235, Feb 2003.
- [39] F. Gao *et al.*, "Impact of Moisture and Fluorocarbon Passivation on the Current Collapse of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *IEEE Electron Device Letters*, vol. 33, no. 10, pp. 1378-1380, Oct 2012.
- [40] R. Vetury, N. Q. Zhang, S. Keller, and U. K. Mishra, "The Impact of

- Surface States on the DC and RF Characteristics of AlGa<sub>N</sub>/Ga<sub>N</sub> HFETs," *IEEE Transactions on Electron Devices*, vol. 48, no. 3, pp. 560-566, Mar 2001.
- [41] K. Tsubomi, M. Muraguchi, and T. Endoh, "Novel current collapse mode induced by source leakage current in AlGa<sub>N</sub>/Ga<sub>N</sub> high-electron-mobility transistors and its impact," *Japanese Journal of Applied Physics*, vol. 55, no. 8S2, Jul 2016.
- [42] R. D. Long and P. C. McIntyre, "Surface Preparation and Deposited Gate Oxides for Gallium Nitride Based Metal Oxide Semiconductor Devices," *Materials*, vol. 5, no. 12, pp. 1297-1335, Jul 2012.
- [43] A.-J. Tzou, D.-H. Hsieh, S.-H. Chen, Z.-Y. Li, C.-Y. Chang, and H.-C. Kuo, "Non-thermal alloyed ohmic contact process of Ga<sub>N</sub>-based HEMTs by pulsed laser annealing," *Semiconductor Science and Technology*, vol. 31, no. 5, Mar 2016.
- [44] N.-H. Lee *et al.*, "Effects of various surface treatments on gate leakage, subthreshold slope, and current collapse in AlGa<sub>N</sub>/Ga<sub>N</sub> high-electron-mobility transistors," *Japanese Journal of Applied Physics*, vol. 53, no. 4S, Mar 2014.
- [45] S. Vicknesh, S. Arulkumaran, and G. I. Ng, "Effective Suppression of Current Collapse in both E- and D-mode AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Si by [(NH<sub>4</sub>)<sub>2</sub>Sx] Passivation," *Microwave Symposium Digest (MTT)*, Aug 2012.
- [46] M. F. Romero *et al.*, "Effects of N<sub>2</sub> Plasma Pretreatment on the Si<sub>3</sub>N<sub>4</sub> Passivation of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT," *IEEE Electron Device Letters*, vol. 29, no. 3, pp. 209-211, Mar 2008.
- [47] H. Huang, Y. C. Liang, G. S. Samudra, T.-F. Chang, and C.-F. Huang, "Effects of Gate Field Plates on the Surface State Related Current Collapse in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2164-2173, May 2014.
- [48] S. Hoshi, "Influence of NH<sub>3</sub>-Plasma Pretreatment before Si<sub>3</sub>N<sub>4</sub> Passivation Film Deposition on Current Collapse in AlGa<sub>N</sub>/Ga<sub>N</sub>-HEMTs," *IEICE Transactions on Electronics*, vol. E89-C, no. 7, pp. 1052-1056, Jul 2006.
- [49] S. Huang, Q. Jiang, S. Yang, C. Zhou, and K. J. Chen, "Effective Passivation of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs by ALD-Grown AlN Thin Film," *IEEE Electron Device Letters*, vol. 33, no. 4, pp. 516-518, Apr 2012.

- [50] Z. H. Liu, G. I. Ng, H. Zhou, S. Arulkumaran, and Y. K. T. Maung, "Reduced surface leakage current and trapping effects in AlGa<sub>N</sub>/Ga<sub>N</sub> high electron mobility transistors on silicon with Si<sub>3</sub>N<sub>4</sub>/Al<sub>2</sub>O<sub>3</sub> passivation," *Applied Physics Letters*, vol. 98, no. 11, Mar 2011.
- [51] F. Medjdoub *et al.*, "High PAE high reliability AlN/GaN double heterostructure," *Solid-State Electronics*, vol. 113, pp. 49-53, Nov 2015.
- [52] M. Higashiwaki, N. Hirose, and T. Matsui, "Cat-CVD Si<sub>3</sub>N<sub>4</sub>-passivated AlGa<sub>N</sub>-Ga<sub>N</sub> HFETs with thin and high Al composition barrier Layers," *IEEE Electron Device Letters*, vol. 26, no. 3, pp. 139-141, Mar 2005.
- [53] N. Onojima, M. Higashiwaki, J. Suda, T. Kimoto, T. Mimura, and T. Matsui, "Reduction in potential barrier height of AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructures by Si<sub>3</sub>N<sub>4</sub> passivation," *Journal of Applied Physics*, vol. 101, no. 4, Feb 2007.
- [54] C. Tang and J. Shi, "Effects of passivation on breakdown voltage and leakage current of normally-off InAlN/GaN MISHFETs—a simulation study," *Semiconductor Science and Technology*, vol. 29, no. 12, Oct 2014.
- [55] B. K. Jebalin, A. Shobha Rekh, P. Prajoon, N. M. Kumar, and D. Nirmal, "The influence of high-k passivation layer on breakdown voltage of Schottky AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *Microelectronics Journal*, vol. 46, no. 12, pp. 1387-1391, Dec 2015.
- [56] H. Hanawa, H. Onodera, A. Nakajima, and K. Horio, "Numerical Analysis of Breakdown Voltage Enhancement in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs With a High-k Passivation Layer," *IEEE Transactions on Electron Devices*, vol. 61, no. 3, pp. 769-775, Mar 2014.
- [58] Y.-S. Lin, S.-F. Lin, and W.-C. Hsu, "Microwave and power characteristics of AlGa<sub>N</sub>/Ga<sub>N</sub>/Si high-electron mobility transistors with HfO<sub>2</sub> and TiO<sub>2</sub> passivation," *Semiconductor Science and Technology*, vol. 30, no. 1, Dec 2015.
- [59] M. Benedicto *et al.*, "Fabrication of HfO<sub>2</sub> patterns by laser interference nanolithography and selective dry etching for III-V CMOS application," *Nanoscale Res Lett*, vol. 6, no. 1, p. 400, May 31 2011.

# **Chapter 4. Recessed MIS AlGaN/GaN HEMTs for Ka- band Application**


## **4.1 Introduction**

This chapter will describe the device with other gate structure which called metal-insulator-semiconductor (MIS) instead of Schottky contact. The MIS structure is very common in semiconductor technologies to reduce the gate leakage current, and the GaN devices have employed MIS structure for various applications either [1, 2]. Also, there were some results of sub-micrometer GaN device with MIS structure by using several dielectrics [3, 4], but the researches have been limited to the device level.

We adapted MIS structure using high-k dielectric to achieve both the lower current collapse without the issue of passivation process that we mentioned in last chapter and higher breakdown voltage so that the higher output power of the device and MMIC could be made. In addition, the interface between the compound semiconductor and high-k gate dielectric generates a lot of trap states which can occur short channel effect, especially drain induced barrier lowering (DIBL) that reduces cut-off frequency of the device [5, 6]. So we employed thin SiN<sub>x</sub> interface layer of 1.5 nm to improve the quality of interface using remote PECVD with ALD mode [7].

## 4.2. Gate Recess Etching Process

Gate recess etching process is one of the most general methods to control the threshold voltage ( $V_{th}$ ) in GaN device technology [8]. For GaN power device, the gate recess etching process is employed to make positive  $V_{th}$  which is called “normally-off” by depleting naturally existent electrons in 2DEG channel [9]. However, the main purpose of gate recess etching process for GaN RF device is not moving  $V_{th}$  positively but an implementation of high aspect ratio by reducing the distance between the gate and 2DEG channel with maintaining “normally-on” state [10]. To be specific, the aspect ratio must be considered with gate dielectric on MIS structure (Fig. 4.1). It should be noticed that the etching depth impacts on device performance [11, 12]. Increase of etching depth reduces the thickness of AlGaN barrier layer, so that the polarization effect can be decreased resulted in lowering the density of 2DEG channel. Also, the electrons in 2DEG channel are sensitively affected by recess etching condition such as plasma power or pressure which can induce the damage on the etched surface [13, 14]. The damaged surface generates N-vacancies or other trap states that can cause the non-ideal device characteristics, for example, low drain current density, low transconductance due to low electron mobility, and large hysteresis due to trapping effect.




**Fig. 4.1** Cross-sectional images of MIS structure with gate recess etching for maintaining high aspect ratio.

## 4.2.1 Damage and Recovery

We identified the effects of etching depth and the method of curing the damage to optimize the gate recess etching process for normally-on MIS device without any degradation of 2DEG properties even if the aspect ratio was maximized. Figure 4.2 plotted the results of electron mobility and sheet charge concentration by using Hall measurement versus the remained thickness of AlGaN barrier layer of AlGaN/GaN heterostructure. We could find the certain depth that made the abrupt decrease of electron mobility and sheet concentration. Before the depth that both electron mobility and sheet concentration decreased, the reduction of sheet concentration led to less


scattering than each initial condition resulted in the slight increase in electron mobility [15, 16]. Because it is hard to make the damage-free etched surface even though the plasma power is low enough, the damage curing process is required to avoid non-ideal 2DEG characteristics and achieve good MIS interface.



**Fig. 4.2** Hall-measurement results with removing AlGaN barrier layer by  $\text{BCl}_3/\text{Cl}_2$  power etching.

Figure 4.3 (a) shows the general methods of damage curing process and their impact of each method on 2DEG channel. After etching the surface of Van der Paw pattern until the degradation was generated considering the results of Fig. 4.2,  $\text{N}_2$  plasma treatment and annealing process at  $\text{N}_2$  ambient with RTA [17-19] were employed to identify the recovery of 2DEG properties. The annealing process with higher temperature demonstrated the most effective recovery rate in our work. Actually, there was another damage which should be regarded during deposition of the gate dielectric because of the plasma damage in CVD chamber either, so we investigated the 2DEG


properties after each process same as actual MIS device by using Hall measurement. As shown in Fig. 4.3 (b), the recess etching and plasma enhanced atomic layer deposition (PEALD) SiN<sub>x</sub> [7] deposition for the gate dielectric using remote PECVD increased sheet resistance and decrease electron mobility gradually. This indicated dielectric deposition process additionally occurred the damage on 2DEG channel. The annealing process was finally employed to recover the induced damage totally, and the annealing temperature was 500 °C with 10 min which was the longer annealing time than previous results to compensate the lower annealing temperature. After the annealing process, the electron mobility was perfectly recovered and the value of sheet resistance was still higher than the initial value, but this was attributed to reduction of polarization effect due to the thin AlGa<sub>0.3</sub>In<sub>0.7</sub>N barrier layer.



**Fig. 4.3** (a) Hall-measurement results with various curing process of recess etching damage. (b) The effect on 2DEG channel of each process step when forming MIS structure.

## 4.2.2 Effects of Etching Depth on Device


In this section, we fabricated short channel recessed MIS-HEMT with 5 nm  $\text{SiN}_x$  as gate insulator by employing our standard process to investigate the effects of recess etching depth on devices characteristics. The epitaxial layers were grown on Si substrate consisted of a 2.5 nm GaN capping layer, 12 nm  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$  barrier layer, 350 nm undoped GaN buffer layer, and 2  $\mu\text{m}$  C-doped GaN buffer layer. The used material showed carrier mobility of  $\sim 2000 \text{ cm}^2/\text{Vs}$ .  $L_{\text{SD}}$  and  $L_{\text{GD}}$  of the fabricated devices were 2  $\mu\text{m}$  and  $L_{\text{GD}} = 1.4 \mu\text{m}$  respectively. To evaluate the effects of recess etching depth on recessed MIS-HEMT, the gate regions of the devices were etched with masking by  $\text{SiN}_x$  passivation layer with each remained AlGaN layer of 4 nm, 7nm, and 10 nm, and we employed PEALD  $\text{SiN}_x$  of 5 nm-thick followed by post deposition annealing (PDA) at 500 °C with 10 min.



**Fig. 4.4** (a) Transfer and (b) Output I-V characteristics of the fabricated 150 nm AlGaN/GaN recessed MIS HEMTs-on-Si with increasing gate recess etching depth.

We measured DC characteristics for fabricated devices of three different recess depths. As shown in Fig. 4.4 (a), the threshold voltages of the devices positively shifted as recess depth increased, and maximum transconductance ( $G_m$ ) was improved with increasing of recess depth due to the high aspect ratio. Measured maximum  $G_m$  was 360 mS/mm at the device with remained AlGaIn barrier layer of 4 nm at the drain voltage of 5 V. Reduction of the distance between 2DEG channel and gate metal enhanced aspect ratio and the ability of gate modulation. Also the effect of recess depth on static on-resistance ( $R_{on}$ ) was evaluated from the drain current measurement through gate voltage from -5 V to 1 V (Fig. 4.4 (b)). We achieved maximum drain current of 1120 mA/mm at the gate voltage of 1 V, and  $R_{on}$  and knee voltages ( $V_{knee}$ ) were reduced as the recess depth increased. Also, gate insulator was applied to sub-micrometer device to reduce gate leakage current originally. Figure 4.5 (a) and (b) show gate forward and reverse current densities for different recess depths respectively. There were no significant changes in forward current density until the gate voltage of 2 V. The low gate forward current density in MIS structure can help the device can operate with larger gate swing than Schottky gate device. However, gate reverse leakage currents by gate-drain 2-terminal measurement show remarkable tendency and difference among each recess depth. In general opinion, the vertical electric field is divided with the gate dielectric and AlGaIn barrier layer, so breakdown voltage can be reduced when the remained thickness of AlGaIn is decreased by recess etching. In our device, gate insulator was inserted between the gate metal and AlGaIn that could generate early hard breakdown due to the thin dielectric. Figure 4.5 (b) shows gate reverse leakage current was reduced and breakdown voltage was improved as the recess depth increased which was different trend with general opinion with the gate recessed structure. This result indicated the breakdown occurred not only vertically but also laterally

which meant the direction through the sidewall of the gate insulator. Recess etching mitigated the electric field between the surface and gate edge, and breakdown voltage of gate insulator was increased. Finally, small-signal characteristics were measured from 10 MHz to 70 GHz with the devices of  $2 \times 50 \mu\text{m}$  gate width at the drain bias of 18 V (Table. 4.1). Contrast to DC performance, intrinsic  $G_m$  was high at the device with remained AlGaIn barrier layer of 7 nm. This result caused higher  $f_{\text{max}}$  than other devices, and the reason why the tendency was different with DC transfer characteristics was unclear, but the device with smaller aspect ratio exactly showed larger short channel effect that could exhibit poor frequency response. This study presented optimization of the structure of normally-on recessed MIS in terms of DC and small-signal characteristics without any damage on MIS interface for RF applications.



**Fig. 4.5** (a) Gate forward and (b) 2-terminal reverse characteristics of the fabricated 150 nm AlGaIn/GaN recessed MIS HEMTs-on-Si with increasing gate recess etching depth.

**Table 4.1** Extracted small-signal parameters with different gate recess etching depth at  $V_{DS} = 18V$  without de-embedding.


	<b>10 nm remain</b>	<b>7 nm remain</b>	<b>4 nm remain</b>
<b>R<sub>g</sub> [<math>\Omega</math>]</b>	5.4	4.5	4.2
<b>G<sub>m</sub> [20]</b>	14.4	23.0	20.9
<b>R<sub>i</sub> [<math>\Omega</math>]</b>	2.9	4.1	5.2
<b>C<sub>gs</sub> [fF]</b>	50.3	67.6	63.5
<b>C<sub>ds</sub> [fF]</b>	19.3	18.8	18.1
<b>C<sub>gd</sub> [fF]</b>	7.2	8.4	8.6
<b>G<sub>ds</sub> [fF]</b>	2.4	1.9	1.9
<b>f<sub>T</sub> [GHz]</b>	35	42	41
<b>f<sub>max</sub> [GHz]</b>	60	76	71

## 4.3 Advantages and Disadvantages of High-k MIS

The passivation process with high-k dielectric at Schottky HEMT demonstrated the large potential for low current collapsed GaN RF device by means of the front process. However, it was hard to employ high-k dielectric for the top layer of dual passivation structure due to the problem on etching process, so we decided to apply high-k dielectric on MIS structure which was expected lower gate leakage current additionally than Schottky contact. In this section, MIS structure was fabricated by using process details in the last section. The fabricated AlGaIn/GaN recessed MIS-HEMT with HfON which was employed N<sub>2</sub> plasma into the HfO<sub>2</sub> layer by layer demonstrated both advantage and disadvantage in large-signal and small-signal characteristic respectively.

### 4.3.1 DC and RF Characteristics

We deposited HfON of 8 nm after the gate recess etching process was done with B.O.E 30:1 wet treatment [21, 22] for 40 sec followed by PDA 10 min at 500 °C. Figure 4.6 shows the transfer characteristic at the drain voltage of 5 V, and the maximum  $G_m$  [23] of 470 mS/mm which was the quite high value due to high gate capacitance ( $C_{eq}$ ) in drain current equation of metal oxide field effect transistor (FET) was achieved.



**Fig. 4.6** The structure of fabricated 150 nm AlGaIn/GaN recessed MIS HEMT-on-Si with HfON gate insulator of 8 nm and comparison of transfer characteristics with conventional non-recessed Schottky HEMT.

$$I_{d,linear} = \frac{\mu_{GaN} C_{eq}}{2} \left( \frac{W}{L_{SD}} \right) [2(V_{gs} - V_{th})V_{ds} - V_{ds}^2]$$

$$I_{d,sat} = \frac{\mu_{GaN} C_{eq}}{2} \left( \frac{W}{L_{SD}} \right) (V_{gs} - V_{th})^2$$

$$\text{Where } C_{eq} = \left[ \frac{1}{C_{dielectric}} + \frac{1}{C_{it} + \left( \frac{1}{C_{AlGaIn}} + \frac{1}{C_{2DEG}} \right)^{-1}} \right]^{-1}$$

Unlike the compared Schottky HEMT,  $V_{th}$  was positively shifted due to high-k gate dielectric with high effective oxide thickness (EOT) [24-26] and it was required to move  $V_{th}$  negatively by controlling the recess depth to maintain high drain current density for RF device.

$$V_{th} = \gamma \left( \phi_M - \chi_{AlGaN} \right) + (1 - \gamma) \phi_0 - \frac{\gamma q N_D d_{AlGaN}}{C_{dielectric}} - \Delta E_C$$

$$- \frac{\sigma_{pol} q d_{AlGaN}}{\epsilon_{AlGaN}}$$

Where  $\gamma = \frac{1}{1 + D_{it} q^2 / C_{dielectric}}$

$\Delta E_C$


= discontinuity in the conduction band at AlGaNGaN interface

$\chi_{AlGaN}$  = electron affinity


$\phi_M$  = gate metal workfunction

$\phi_0$

= potential difference between neutral level and conduction band edge




**Fig. 4.7** Log scale of transfer characteristics of fabricated 150 nm AlGaN/GaN recessed MIS HEMT-on-Si. The minimum sub-threshold slope was 105 mV/dec which was quite small value for 150 nm gate length.




**Fig. 4.8** Drain off-state leakage current of both Schottky and recessed MIS-HEMT with HfON as the gate insulator.

Also, the off-state drain current was significantly reduced because the gate leakage current was decreased with several orders in comparison to conventional Schottky contact (Fig. 4.7). The earlier hard breakdown which means the abrupt increase of off-state drain current as the drain voltage increased than Schottky HEMT in Fig. 4.8 was attributed to the breakdown of the thin gate dielectric, but it was the negligible range in terms of operating voltage for our devices. As we mainly focused on the improvement of current collapse phenomenon, Fig. 4.9 shows the comparison of pulsed I-V characteristics between Schottky HEMT with the single passivation layer of SiN<sub>x</sub> and recessed MIS-HEMT with the gate dielectric of HfON so that the dual passivation structure with high-k dielectric was achieved. The biased gate voltage was in accordance with each  $V_{th}$ , and the current collapse phenomenon was suppressed about 50 % in recessed MIS-HEMT in

comparison to Schottky HEMT due to  $\text{SiN}_x/\text{HFON}$  dual passivation structure at  $(V_{GS,Q}, V_{DS,Q}) = (-6 \text{ V}(-4\text{V}), 25 \text{ V})$ . We could obtain much higher maximum drain current in operating condition which indicated the device demonstrated the larger output load-line. Figure 4.10 shows the large-signal characteristics of both Schottky and recessed MIS-HEMT with gate width of  $2 \times 50 \mu\text{m}$  by using load-pull measurement at 18 GHz. The source and load matching were also conducted, and the biased drain voltages were 24 V. The smaller gain compression was observed at recessed MIS-HEMT with output power of 7.24 W/mm which was attributed to the lower current collapse phenomenon and the lower off-state drain current.



**Fig. 4.9** Pulsed I-V characteristics of (a) Schottky HEMT with  $\text{SiN}_x$  single passivation (b) recessed MIS-HEMT with  $\text{SiN}_x/\text{HfON}$  dual passivation structure.





**Fig. 4.10** Large-signal characteristics at 18 GHz for both Schottky and recessed MIS-HEMT with HfON as the gate insulator.

### 4.3.2 Issues on Small-Signal Characteristics


Despite superior large-signal characteristic of recessed MIS-HEMT with HfON for the gate dielectric, the interface issues are important for GaN MIS technology, especially at AlGaN/high-k dielectric. Also, high-k dielectric is generally known that it has much larger number of bulk traps than low-k dielectric such as  $\text{SiO}_2$ ,  $\text{SiN}_x$  [27, 28]. The interface states at AlGaN/HfON occurred unstable output characteristic which was not observed at low drain voltage but degenerated at high drain voltage. Figure 4.11 shows output drain currents at each gate voltage with increasing drain voltage. The higher maximum  $G_m$  of fabricated recessed MIS-HEMT (Fig. 4.7) was promised to exhibit smaller  $R_{on}$  than the conventional Schottky HEMT, but the maximum drain current varied with different methods of measurement. The maximum drain current did not coincide with the drain current at transfer characteristic

( $V_{DS} = 5 \text{ V}$ ) for the  $V_G \gg V_{th}$  state if we measured the output characteristic with until 20 V of drain voltage. However, if we measured until 10 V of drain voltage with each gate voltage, the maximum drain current was increased which was comparable to the drain current at transfer characteristic.

This phenomenon indicated hot electron trapping [29, 30] occurred into the empty donor-like traps at AlGa<sub>N</sub>/HfON interface due to the static high drain voltage, and the trapped electrons depleted the 2DEG channel. Also, the non-ideality versus the increase of drain voltage could be estimated at transfer characteristics in log-scale. Figure 4.12 shows the DIBL that might be caused by the such interface traps at AlGa<sub>N</sub>/HfON interface so that the device was hard to turn-off which means the trapped electrons hinder the depletion of 2DEG channel by the gate voltage when the drain voltage increased [31, 32], and these traps contributed to hot electron trapping. DIBL could be verified at output characteristic either (Fig. 4.11). The output conductance increased with increasing drain voltage at the sub-threshold region which was the same phenomenon that could be identified at transfer characteristic. DIBL is well known as the primary factor for the RF device, because the intrinsic  $G_m$  can be degraded more rapidly with increasing drain voltage than the device without DIBL. So the device may demonstrate low  $f_{max}$  with early saturation [6].




**Fig. 4.11** Drain output characteristics with different sweep range to verify the effect of drain voltage on electrons in 2DEG channel.



**Fig. 4.12** Log scale of transfer characteristics of fabricated 150 nm AlGaIn/GaN recessed MIS HEMT-on-Si with increasing applied drain voltage.


## 4.4 PEALD SiN<sub>x</sub> for Interface Layer

There are additional phenomena that indicate the existence of donor-like traps at AlGa<sub>N</sub>/Ga<sub>N</sub>/HfON interface. When the positive voltage induced at the gate electrode for the amount of time, the electrons from 2DEG were trapped into the AlGa<sub>N</sub>/HfON interface so that  $V_{th}$  moved positively due to depletion of 2DEG [33, 34]. This phenomenon rose consistently as the stressed time increased until the shift of  $V_{th}$  was saturated which implied the traps were almost occupied. Figure 4.13 shows the  $V_{th}$  instability characteristics of the fabricated 0.15  $\mu\text{m}$  recessed MIS-HEMT with four different gate dielectrics. As we mentioned in the last section, the dielectric with higher dielectric constant may have the larger number of traps, and the device with HfON exhibited much more significant  $V_{th}$  instability than other devices. On the other hand, the devices with SiN<sub>x</sub> or SiON which were deposited using remote PECVD [7] and ALD [35], respectively, demonstrated much lower trap densities. The effect of Si on AlGa<sub>N</sub>/gate dielectric interface [36-38] should be investigated further, but it was certain that the Si ions effectively compensated donor-like traps. The impact of generated oxygen by our ALD process should be also investigated more, because sometimes the oxygen has been known as the good surface bonding material in GaN technology [39].



**Fig. 4.13** The result of threshold voltage ( $V_{th}$ ) instability of the fabricated each recessed MIS-HEMT at the drain voltage of 0.1 V with various gate insulators after the positive gate voltage was applied.

However, the impact on interface characteristic was different between PEALD  $\text{SiN}_x$  and ALD SiON. From the results of transfer characteristics of two different devices, only the device with PEALD  $\text{SiN}_x$  presented smaller DIBL (Fig. 4.14(a) and (b)). To suppress these traps, effective treatment was additionally required to change the bonding between two layers, such as high-density  $\text{N}_2$  plasma. N-vacancies could be generated during the not only growth process of AlGaIn layer but also gate recess process, and several studies reported that these shallow traps are hard to be distinguished from such analysis of trap density [40]. We tried to compensate these donor-like traps by in-situ  $\text{N}_2$  plasma treatment before deposition of PEALD  $\text{SiN}_x$  [41-43] using inductively coupled plasma (ICP) method in remote PECVD chamber that could make high plasma density and be free from oxygen while ALD chamber was not easy to ingenerate pure  $\text{N}_2$  plasma.




**Fig. 4.14** Transfer characteristics of recessed MIS-HEMTs with (a) SiN<sub>x</sub> in ICP-CVD chamber and (b) SiON in ALD chamber as the gate insulator with different drain voltages. Both recessed MIS-HEMTs were fabricated with same gate recess etching process and surface treatment (B.O.E 30:1).

## 4.5 Device Characteristics

First, we fabricated the recessed AlGaIn/GaN MIS-HEMTs with only PEALD SiN<sub>x</sub> and SiN<sub>x</sub>/HfON dual layer as the gate insulator to compare with non-recessed AlGaIn/GaN Schottky HEMT without any application of high-k dielectric. Table 4.2 shows the sequence of PEALD process which includes in-situ N<sub>2</sub> plasma treatment at first step. The N<sub>2</sub> plasma power can be reduced from 600 W to 300 W to suppress plasma damage during the deposition whereas the quality of SiN<sub>x</sub> might be poorer, so we used the plasma power of 300 W for initial 0.5 nm and 600 W for last 1 nm. We employed the same gate recess etching process and surface treatment (B.O.E 30:1) before the gate insulator was deposited on both devices.

**Table 4.2** Process sequence of PEALD SiN<sub>x</sub> using ICP-CVD. The growth rate is 0.5 Å/cycle.


Process step	1	2	3	4	5
Ar [sccm]	10	10	0	100	5
N <sub>2</sub> [sccm]	50	50	50	75	50
SiH <sub>4</sub> [sccm]	0	0	0	25	0
Chamber pressure [mTorr]	60	60	0	70	0
Source RF power [W]	0	600	0	0	0
Time [sec]	10	60	5	10	5




**Fig. 4.15** Transfer characteristics of three different devices with linear (left) and log (right) scale. The  $\text{SiN}_x$  of 1.5 nm as the interfacial layer was employed for the recessed dual MIS-HEMT.

The transfer characteristics of three different devices were shown in Fig. 4.15 with linear and log scale at the drain voltage of 5 V. We could achieve the sub-threshold slope of 126 mV/dec at recessed dual MIS-HEMT which was the smaller value than the MIS-HEMT with only  $\text{SiN}_x$  due to the employed high-k dielectric (HfON). The maximum  $G_m$  of recessed dual MIS-HEMT with the gate length of 0.15  $\mu\text{m}$  was 450 mS/mm which was the highest value among the three devices. The purpose of the thin  $\text{SiN}_x$  interfacial layer for recessed dual MIS-HEMT was the suppression of DIBL. We estimated this phenomenon by measuring the transfer characteristics of each device with different gate length indirectly (Fig. 4.16). The devices with gate length from 250 nm to 70 nm exhibited the increase of sub-threshold slope for both Schottky and recessed dual MIS-HEMT. The increment of sub-threshold slope for the recessed dual MIS-HEMT was smaller than Schottky HEMT by employing  $\text{SiN}_x$  interface layer, but  $V_{th}$  was more negatively shifted as the gate length was decreased. The recessed dual MIS-HEMT with

the gate length of 70 nm showed the maximum  $G_m$  over 600 mS/mm which was the effect of HfON bulk layer for gate insulator (Fig. 4.17).




**Fig. 4.16** Sub-threshold slope of (a) Schottky and (b) recessed dual MIS-HEMT with different gate length at the drain voltage of 5 V.



**Fig. 4.17** Transfer characteristics of the recessed dual MIS-HEMT with various gate length at the drain voltage of 5 V.


The effect of HfON also can be seen at the pulsed I-V measurement. Figure 4.18 showed the gate lag phenomena of both Schottky and recessed dual MIS-HEMT with increase of negative gate quiescent bias ( $V_{GSQ}$ ). The drain current of Schottky HEMT without any HfON layer gradually degraded as the  $V_{GSQ}$  negatively increased whereas the recessed dual MIS-HEMT with HfON layer exhibited the saturated degradation of drain current, and this was the same result with the recessed MIS-HEMT without  $\text{SiN}_x$  interface layer in the section 4.3.




**Fig. 4.18** The results of gate lag by pulsed I-V measurement for both (a) Schottky and (b) recessed dual MIS-HEMT with increase negative  $V_{GSQ}$ .

Our final device in this research was fabricated with  $\text{Ar}^+$  ion implantation (section 2.2.3) for the device isolation process to reduce the substrate effect in terms of RF loss and the mesa sidewall effect by making planar device structure (Fig. 4.19). The transfer characteristics of fabricated  $0.15 \mu\text{m}$  device are shown in Fig. 4.20. The maximum  $G_m$  at the drain voltage of 5 V was 500 mS/mm, and the off-state drain current was extremely low compared to the device had the mesa sidewall. Also, the current collapse phenomena were


measured and the improvement of drain current under the  $V_{GSQ}$  and  $V_{DSQ}$  biased condition was demonstrated in Fig. 4.21 from the Schottky HEMT with mesa etching for isolation to the recessed dual MIS-HEMT with ion implantation. After the device structure was changed as planar, the effect of HfON layer was improved due to the sidewall trapping, so that the lower current collapse was achieved. We could expect the low drain leakage current and the higher maximum drain current with the higher operation voltage at the finally fabricated recessed dual MIS-HEMT, and this might impact on the output power performance of MMIC PA in the next chapter.



**Fig. 4.19** SEM images of top view of the fabricated  $2 \times 50 \mu\text{m}$  recessed dual MIS-HEMT with gate length of  $0.15 \mu\text{m}$ . The device was isolated by ion implantation.




**Fig. 4.20** Transfer characteristics of the fabricated  $0.15 \mu m$  AlGaIn/GaN recessed dual MIS-HEMT at the drain voltage of 5 V.



**Fig. 4.21** Pulsed I-V characteristics of (a) non-recessed Schottky (b) recessed dual MIS-HEMT (mesa etching) and (c) recessed dual MIS-HEMT (ion implantation). The  $V_{GSQ}$  were applied considering  $V_{th}$  of each device.

The small-signal characteristics of recessed MIS-HEMT only with HfON demonstrated the lower intrinsic  $G_m$  resulted in the much lower  $f_T$  and  $f_{max}$  than the Schottky HEMT. Thus, we employed thin  $SiN_x$  interfacial layer with the in-situ  $N_2$  plasma to mitigate the effect of HfON on the interface trap densities. Figure 4.22 shows the plot of  $f_T$  and  $f_{max}$  for the finally fabricated recessed dual MIS-HEMT with the Schottky HEMT which was also with the ion implantation for the device isolation. The extracted  $f_{max}$  of recessed dual MIS-HEMT was slightly low compared to the Schottky HEMT, but the drain biased voltage was higher when the peak  $f_{max}$  was achieved. The  $f_{max}$  was not saturated until the drain voltage of 21 V whereas the Schottky HEMT exhibited the peak  $f_{max}$  at the drain voltage of 18 V. This indicated that the recessed dual MIS-HEMT was promised for the higher operating drain voltage that could improve output power performance. However, further optimization of forming MIS structure such as surface treatment or the

thickness of  $\text{SiN}_x$  interfacial layer should be required to achieve the better peak value of  $f_{\text{max}}$  than the Schottky HEMT.



**Fig. 4.22** Small-signal characteristics of both Schottky and recessed dual MIS-HEMT of  $2 \times 50 \mu\text{m}$  with ion implantation for device isolation. The biased drain voltage of recessed dual MIS-HEMT could be increased for the higher  $f_{\text{max}}$ .

## 4.6 References

- [1] G. Curatola, H. Martin, D. Ingo, H. Oliver, and G. Verzellesi, "Off-State Breakdown Characteristics of AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMTs for Switching Power Applications," *IEEE International Conference on Electron Devices and Solid-State Circuits*, pp. 543-546, Oct 2015.
- [2] Q. Wang *et al.*, "Interface engineering of an Al<sub>2</sub>O<sub>3</sub>/AlGa<sub>N</sub>/Ga<sub>N</sub> MIS diode induced by PEALD alternate insertion of AlN in Al<sub>2</sub>O<sub>3</sub>," *RSC Adv.*, vol. 7, no. 19, pp. 11745-11751, Feb 2017.
- [3] N. Negoro *et al.*, "K-Band AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HFET on Si with High Output Power over 10W," *IEICE Transactions on Electronics*, vol. E95.C, no. 8, pp. 1327-1331, Aug 2012.
- [4] J. R. LaRoche *et al.*, "Performance and Reliability of Ga<sub>N</sub> MISHEMTs and MMICs Fabricated From Ga<sub>N</sub> Grown on High Resistance <111> Si Substrates By Molecular Beam Epitaxy," *CS MANTECH*, pp. 345-348, May 2013.
- [5] H. Pardeshi, S. K. Pati, G. Raj, N. Mohankumar, and C. K. Sarkar, "Effect of underlap and gate length on device performance of an AlInN/Ga<sub>N</sub> underlap MOSFET," *Journal of Semiconductors*, vol. 33, no. 12, Dec 2012.
- [6] D. S. Lee, X. Gao, S. Guo, and T. Palacios, "InAlN/Ga<sub>N</sub> HEMTs With AlGa<sub>N</sub> Back Barriers," *IEEE Electron Device Letters*, vol. 32, no. 5, pp. 617-619, May 2011.
- [7] W. Choi, H. Ryu, N. Jeon, M. Lee, H.-Y. Cha, and K.-S. Seo, "Improvement of V<sub>th</sub> Instability in Normally-Off Ga<sub>N</sub> MIS-HEMTs Employing PEALD-SiN<sub>x</sub> as an Interfacial Layer," *IEEE Electron Device Letters*, vol. 35, no. 1, pp. 30-32, Jan 2014.
- [8] Y. C. Lee, C. Y. Wang, T. T. Kao, and S. C. Shen, "Threshold Voltage Control of Recessed-Gate III-N HFETs Using an Electrode-less Wet Etching Technique," *CS MANTECH*, Apr 2012.
- [9] J. Kashiwagi, T. Fujiwara, M. Akutsu, N. Ito, K. Chikamatsu, and K. Nakahara, "Recessed-Gate Enhancement-Mode Ga<sub>N</sub> MOSFETs With a Double-Insulator Gate Providing 10-MHz Switching Operation," *IEEE Electron Device Letters*, vol. 34, no. 9, pp. 1109-1111, Sep 2013.
- [10] Y. Lv, X. Song, Z. Zhang, T. Xin, F. Yulong, and Z. Feng, "Improved

- Performance of Scaled AlGaIn/GaN HFETs by Recessed Gate," *SSL China: International Forum on Wide Bandgap Semiconductor*, pp. 107-109, Nov 2016.
- [11] N. Sharma, D. Johshi, N. Chaturvedi, and N. Chaturvedi, "Recess dependent AlGaIn/GaN HEMTs performance," *International Conference on Emerging Technologies*, Feb 2013.
- [12] A. Kuliev *et al.*, "0.15  $\mu\text{m}$  gate-length AlGaIn/GaN HEMTs with varying gate recess length," *Solid-State Electronics*, vol. 47, no. 1, pp. 117-122, Jan 2003.
- [13] P. Ferrandis *et al.*, "Ion-assisted gate recess process induced damage in GaN channel of AlGaIn/GaN Schottky barrier diodes studied by deep level transient spectroscopy," *Japanese Journal of Applied Physics*, vol. 56, no. 4S, Jan 2017.
- [14] W. K. Wang, Y. J. Li, C. K. Lin, Y. J. Chan, G. T. Chen, and J. I. Chyi, "Low Damage, Cl<sub>2</sub>-Based Gate Recess Etching for 0.3  $\mu\text{m}$  Gate-Length AlGaIn/GaN HEMT Fabrication," *IEEE Electron Device Letters*, vol. 25, no. 2, pp. 52-54, Feb 2004.
- [15] T. J. Anderson *et al.*, "Characterization of Recessed-Gate AlGaIn/GaN HEMTs as a Function of Etch Depth," *Journal of Electronic Materials*, vol. 39, no. 5, pp. 478-481, May 2010.
- [16] M. Higashiwaki, S. Chowdhury, M.-S. Miao, B. L. Swenson, C. G. Van de Walle, and U. K. Mishra, "Distribution of donor states on etched surface of AlGaIn/GaN heterostructures," *Journal of Applied Physics*, vol. 108, no. 6, Sep 2010.
- [17] V. Kumar, W. Lu, F. A. Khan, R. Schwindt, E. Piner, and I. Adesida, "Recessed 0.25  $\mu\text{m}$  gate AlGaIn/GaN HEMTs on SiC with high gate-drain breakdown voltage using ICP-RIE," *Electronics Letters*, vol. 37, no. 24, pp. 183-185, Nov 2001.
- [18] B. H. Lee *et al.*, "Recovery of Dry-Etch Damage in Gallium-Nitride Schottky Barrier Diodes," *Journal of The Electrochemical Society*, vol. 148, no. 10, pp. G592-G596, Sep 2001.
- [19] X. Wang *et al.*, "Recovery of Dry Etching-Induced Damage in n-GaN by Nitrogen Plasma Treatment at Growth Temperature," *Journal of Electronic Materials*, vol. 36, no. 6, pp. 697-701, 2007.
- [20] P. R. Tavernier *et al.*, "The growth of N-face GaN by MOCVD: effect of Mg, Si, and In," *Journal of Crystal Growth*, vol. 264, no. 1-3, pp.

- 150-158, 2004.
- [21] T. Hossain *et al.*, "Effect of GaN surface treatment on Al<sub>2</sub>O<sub>3</sub>/n-GaN MOS capacitors," *Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena*, vol. 33, no. 6, Sep 2015.
  - [22] P. Deminskyi *et al.*, "Investigation of Native Oxide Removing from HCPA ALD Grown GaN Thin Film Surface Utilizing HF Solutions," *IEEE International Conference on Electronics and Nanotechnology*, pp. 128-131, Apr 2016.
  - [23] E. Miyazaki, Y. Goda, S. Kishimoto, and T. Mizutani, "Comparative study of AlGaIn/GaN metal-oxide-semiconductor heterostructure field-effect transistors with Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> gate oxide," *Solid-State Electronics*, vol. 62, no. 1, pp. 152-155, May 2011.
  - [24] Y. Lee and C. Shin, "Impact of Equivalent Oxide Thickness on Threshold Voltage Variation Induced by Work-Function Variation in Multigate Devices," *IEEE Transactions on Electron Devices*, vol. 64, no. 5, pp. 2452-2456, May 2017.
  - [25] T. Srivastava, Sakshi, S. Dhariwal, A. Singh, S. Rani, and S. Kakkar, "Analyzing the effect of gate dielectric on the leakage currents," *MATEC Web of Conferences*, vol. 57, May 2016.
  - [26] P. S. Raja and R. J. Daniel, "Effect of gate dielectric on threshold voltage of Nanoscale MOSFETS," *International Journal of Engineering Research and Development*, vol. 5, no. 3, pp. 93-104, Dec 2012.
  - [27] N. Ramanan, B. Lee, and V. Misra, "Accurate characterization and understanding of interface trap density trends between atomic layer deposited dielectrics and AlGaIn/GaN with bonding constraint theory," *Applied Physics Letters*, vol. 106, no. 24, Jun 2015.
  - [28] N. Ramanan, B. Lee, and V. Misra, "ALD gate dielectrics for improved threshold voltage stability in AlGaIn/GaN MOS-HFETs for power applications," *Semiconductor Science and Technology*, vol. 30, no. 12, Nov 2015.
  - [29] M. Ruzzarin *et al.*, "Evidence of Hot-Electron Degradation in GaN-Based MIS-HEMTs Submitted to High Temperature Constant Source Current Stress," *IEEE Electron Device Letters*, vol. 37, no. 11, pp. 1415-1417, Nov 2016.

- [30] A. Tajalli *et al.*, "Field and hot electron-induced degradation in GaN-based power MIS-HEMTs," *Microelectronics Reliability*, vol. 76-77, pp. 282-286, Jun 2017.
- [31] Y. Yue *et al.*, "Ultrascaled InAlN/GaN High Electron Mobility Transistors with Cutoff Frequency of 400 GHz," *Japanese Journal of Applied Physics*, vol. 52, no. 8S, May 2013.
- [32] H. W. Then *et al.*, "High-k Gate Dielectric Depletion-Mode and Enhancement-Mode GaN MOS-HEMTs for Improved OFF-state Leakage and DIBL for Power Electronics and RF Applications," *IEEE International Electron Devices Meeting*, Dec 2015.
- [33] K. Nishiguchi, S. Kaneki, S. Ozaki, and T. Hashizume, "Current linearity and operation stability in Al<sub>2</sub>O<sub>3</sub>-gate AlGa<sub>0.5</sub>N/GaN MOS high electron mobility transistors," *Japanese Journal of Applied Physics*, vol. 56, no. 10, Sep 2017.
- [34] A. Guo and J. A. Del Alamo, "Positive-Bias Temperature Instability (PBTI) of GaN MOSFETs," *IEEE International Reliability Physics Symposium*, Apr 2015.
- [35] S.-H. Roh *et al.*, "Normally-off AlGa<sub>0.5</sub>N/GaN-on-Si metal-insulator-semiconductor heterojunction field-effect transistor with nitrogen-incorporated silicon oxide gate insulator," *Journal of the Korean Physical Society*, vol. 71, no. 4, pp. 185-190, Aug 2017.
- [36] H. Jiang, C. Liu, Y. Chen, X. Lu, C. W. Tang, and K. M. Lau, "Investigation of In Situ SiN as Gate Dielectric and Surface Passivation for GaN MISHEMTs," *IEEE Transactions on Electron Devices*, vol. 64, no. 3, pp. 832-839, Mar 2017.
- [37] T. Watanabe, A. Teramoto, Y. Nakao, S. Sugawa, and T. Ohmi, "Low-Interface-Trap-Density and High-Breakdown-Electric-Field SiN Films on GaN Formed by Plasma Pretreatment Using Microwave-Excited Plasma-Enhanced Chemical Vapor Deposition," *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1916-1922, Jun 2013.
- [38] I. Rossetto *et al.*, "Impact of gate insulator on the dc and dynamic performance of AlGa<sub>0.5</sub>N/GaN MIS-HEMTs," *Microelectronics Reliability*, vol. 55, no. 9-10, pp. 1692-1696, Aug 2015.
- [39] Z. Zhang *et al.*, "GaN as an interfacial passivation layer: tuning band offset and removing fermi level pinning for III-V MOS devices," *ACS*


- Appl Mater Interfaces*, vol. 7, no. 9, pp. 5141-9, Mar 11 2015.
- [40] D. Deen *et al.*, "AlN/GaN HEMTs with high- $\kappa$  ALD HfO<sub>2</sub> or Ta<sub>2</sub>O<sub>5</sub> gate insulation," *physica status solidi (c)*, vol. 8, no. 7-8, pp. 2420-2423, May 2011.
- [41] Z. Zhang *et al.*, "AlGaIn/GaN MIS-HEMTs of Very-Low  $V_{th}$  Hysteresis and Current Collapse With In-Situ Pre-Deposition Plasma Nitridation and LPCVD-Si<sub>3</sub>N<sub>4</sub> Gate Insulator," *IEEE Electron Device Letters*, vol. 38, no. 2, pp. 236-239, Feb 2017.
- [42] L. Shih-Chien, C. Bo-Yuan, L. Yueh-Chin, H. Ting-En, W. Huan-Chung, and E. Y. Chang, "GaN MIS-HEMTs With Nitrogen Passivation for Power Device Applications," *IEEE Electron Device Letters*, vol. 35, no. 10, pp. 1001-1003, Oct 2014.
- [43] S.-C. Liu *et al.*, "Effective surface treatment for GaN metal–insulator–semiconductor high-electron-mobility transistors using HF plus N<sub>2</sub> plasma prior to SiN passivation," *Japanese Journal of Applied Physics*, vol. 55, no. 1S, Nov 2016.

# **Chapter 5. Fabrication of Ka-band AlGa<sub>N</sub>/Ga<sub>N</sub> MMICs Power Amplifier**

## **5.1 Introduction**

This chapter will demonstrate the integration process to make Ka-band 2-stage common source MMIC PA by using AlGa<sub>N</sub>/Ga<sub>N</sub>-on-Si substrate with the optimized process of both the active and passive devices without backside via process. First, we will describe the method of modeling active device to design matched IC layout. MMICs consist of planar integrated active and passive elements that determine the circuit operation. Developments of the passive devices with high yields are very important work because they impact on MMICs yields decisively. The passive devices are composed of lumped elements such as resistors, capacitors, and inductors and distributed elements such as transmission lines. The process details of R, L, C are described with their several experiments data. Finally, we sorted out each passive with various sizes for MMIC design and successfully fabricated 26.5~27 GHz 2-stage MMIC PA with AlGa<sub>N</sub>/Ga<sub>N</sub>-on-Si HEMTs. The effects of various process technologies were investigated through the small- and large-signal characteristics of the fabricated MMICs. Finally, we evaluated the power reliability of MMICs to suggest the next direction of Ga<sub>N</sub>-on-Si RF MIS technology.


## 5.2 Active Device Layout




**Fig. 5.1** General layout design parameters of RF devices.

To begin with, there are three device parameters that influence on RF device performance (Fig. 5.1). A large unit gate width ( $W_u$ ) leads to an increase of drain output current which has advantage on high output power, but it degrades frequency response at high frequency operation owing to the large gate resistance. An increase of the number of gate finger ( $N$ ) makes also large drain output current and high output power, but the large phase delay occurs resulted in the low frequency-gain characteristic. A longer gate pitch ( $G_p$ ) has an impact on the phase delay, either, whereas the thermal effect may be reduced and the electromigration limit can be decreased due to the large electrodes of the source and drain. The  $G_p$  finally related to the area of GaN RF device so that the substrate with good thermal conductivity can make the smaller device with the high power density. From these device parameters, we could easily speculate the maximum size of the device layout using LineCalc. in ADS simulator (Fig. 5.2). The substrate and the thickness of metal were set up with Si and  $2.5 \mu\text{m}$  respectively. If we assume that the

operation frequency is 30 GHz (Ka-band), the maximum possible distance from edge to edge will be defined by  $\lambda/16$ , and the  $G_p$  also can be decided according to the  $N$ . However, we considered the non-ideality of the fabricating device so that the standard devices had  $G_p$  of 14  $\mu\text{m}$ , output (drain) pad of 12  $\mu\text{m}$ , and source pad of 20  $\mu\text{m}$  which did not reach at the calculated maximum size. Then we added the two different layouts that one increased the length of source pad at the center of device to estimate the thermal effect and another one increased each source pad (Fig. 5.3(a)).




**Fig. 5.2** LineCalc. tool in ADS simulator program [1].




**Fig. 5.3** Three different device layouts with varying gate pitch or the area of source and drain pad.

## 5.3 Active Device Modeling





**Fig. 5.4** Device layout with various size and chip images of the fabricated devices.




**Fig. 5.5** Layout design for de-embedding including Thru., Open, and Short patterns with various gate width and number of gate.


In this section, we are going to describe the sequence of device modeling briefly. First, we measured the small-signal characteristics of the fabricated AlGaIn/GaN recessed MIS-HEMT with various total gate widths ( $W_G$ ) to extract their small-signal parameters. Usually, the intrinsic parameters are scalable, but the extrinsic parameters are not scalable versus the size of devices so that we extracted all extrinsic parameters of the devices in mask layout as shown in Fig. 5.4 using vector network analyzer (VNA) by on-wafer probing. Figure 5.5 shows the de-embedding pattern including open/short and thru patterns that were utilized at the extraction of extrinsic parameters [2]. We used “Cold-FET” method for parameter extraction [3], and the equivalent circuit at pinch-off condition could be described as shown in Fig. 5.6. Z-parameters could be defined from the equivalent circuit, and the intrinsic parameters with each biased voltage were extracted by de-embedding the extrinsic parameters from the measured s-parameters. The used equivalent circuit and equations are also presented. Figure 5.7 plotted the extracted extrinsic parameters with various  $W_G$ , and the parameters were not scalable as expected even though the large trends existed as the  $W_G$  increased. So we should have each extracted result of the fabricated devices which were employed in MMIC design. Finally, we could estimate the accuracy of our results of extraction up to 70 GHz by comparing between the measured s-parameters and reversely extracted s-parameters (Fig. 5.8).



**Fig. 5.6** Small-signal equivalent circuit (top) and equivalent circuit at pinch-off state for extraction of extrinsic parameters (bottom) and their equations.



**Fig. 5.7** Extracted non-scalable extrinsic parameters with various total gate width.



**Fig. 5.8** The examples of estimating the accuracy of our small-signal parameters extraction by drawing smith chart reversely.

For large-signal model, we employed Angelov equation which is known as the model with high convergence [4]. First, the measured drain current from VNA was described by Eq. (5.1)-(5.2) to realize the curve of transconductance ( $G_m$ ). Also, the non-linear capacitances were defined by Eq. (5.3)-(5.6).

$$I_{ds} = I_{pk0} \times (1 + \tanh(\Psi)) \times (1 + \lambda V_{ds}) \times \tanh(\alpha \times V_{ds}) \quad (5.1)$$


$$\Psi = P_1 \times (V_{gs} - V_{pk}) + P_2 \times (V_{gs} - V_{pk})^2 + P_3 \times (V_{gs} - V_{pk})^3 \quad (5.2)$$

$$C_{gs} = C_{gs0} + C_{gs1} \times (1 + \tanh(\psi_1)) \times (1 + \tanh(\psi_2)) \quad (5.3)$$

$$\psi_1 = P_{10} + P_{11} V_g + P_{12} V_d, \quad \psi_2 = P_{20} + P_{21} \times V_d \times \tanh(\alpha \times (V_g - b)) \quad (5.4)$$

$$C_{gd} = C_{gd0} + C_{gd1} \times (1 + \tanh(\psi_3)) \times (1 + \tanh(\psi_4)) \quad (5.5)$$

$$\psi_3 = P_{30} + P_{31} V_g + P_{32} V_d, \quad \psi_4 = P_{40} + P_{41} \times V_d \times \tanh(\alpha \times (V_g - b)) \quad (5.6)$$




**Fig. 5.9** Comparison between measured and modeled (a) scaled drain current (b) capacitance of  $4 \times 37 \mu\text{m}$  AlGaIn/GaN recessed MIS-HEMT.

Figure 5.9(a) and (b) exhibit the models of drain current and non-linear capacitances. Both results were substantially matched up with the measurement data and demonstrated quite accurate scaling characteristics.

To increase the accuracy of the large-signal model, the thermal effect and trapping effect must be considered (Fig. 5.10). The self-heating due to the high output power of GaN HEMT degrades its output characteristics, such as the drain current or cut-off frequency ( $f_T$ ). The electro-thermal model employed in Fig. 5.10 can make to predict the thermal response of operating device and to define the channel temperature. The thermal resistance ( $R_{th}$ ) in this model must be small in RF device that can be generally reduced by the


substrate with high thermal conductivity or good packaging. The  $R_{th}$  is measured by pulsed I-V indirect method with hot chuck [5] or infrared (IR) camera during the device is operating. In this work, we adapted pulsed I-V method for extraction of  $R_{th}$ , and this method also has an advantage which can extract thermally related additional parameters from the pulsed I-V curve. As shown in Fig. 5.12 that we plotted the measured  $R_{th}$  of the fabricated devices with various gate widths, the  $R_{th}$  of GaN HEMT was also one of the parameters which are non-scalable. However, all  $R_{th}$  might be overestimated in these results, because the device was measured without any packaging or backside process which could disperse the self-heating effectively.



**Fig. 5.10** Large-signal equivalent circuit including thermal and trap effect.



**Fig. 5.11** Equipment (DIVA) for pulsed I-V measurement (left) and hot-chuck with temperature controller (right).



**Fig. 5.12** Measured thermal resistances with various gate width by using pulsed I-V. All results were extracted without any thermal packaging.

Another non-ideality for device modeling is the trapping effect which means current collapse phenomenon during RF operation. The speculation of the reduced output drain current is important to estimate the expected output power. We used new parameters with additional variations to describe the trapping effect versus the quiescent bias (Eq. (5.7)-(5.10)). The parameter related to the gate quiescent bias ( $V_{gs,q}$ ) could be found by comparing the output curve without and with gate lag followed by the extraction of both gate


and drain quiescent bias ( $V_{ds,q}$ ) related parameter. The reason why the two parameters are separately extracted is that the trapping effect and thermal effect by the  $V_{ds,q}$ . To avoid the thermal effect, the 2DEG channel must be depleted so that the smaller  $V_{gs,q}$  than pinch-off voltage was employed. Figure 5.13 exhibits the improvement of accuracy of the device modeling by utilizing these new parameters under the biased condition with trapping effect.

$$P_{1,rev} = \frac{P_1}{(1 + P_1 V_{ds0} \times \Delta V_{dsq}) \times (1 + P_1 V_{gs0} \times \Delta V_{gsq})} \quad (5.7)$$

$$I_{pk,rev} = I_{pk0} + I_{pkV_{ds0}} \times \Delta V_{dsq} + I_{pkV_{gs0}} \times \Delta V_{gsq} \quad (5.8)$$

$$V_{pk,rev} = V_{pk} + V_{pkV_{ds0}} \times \Delta V_{dsq} + V_{pkV_{gs0}} \times \Delta V_{gsq} + w \times V_{ds} \quad (5.9)$$

$$\alpha_{rev} = \frac{\alpha}{1 + \alpha V_{ds0} \times \Delta V_{dsq}} \quad (5.10)$$



**Fig. 5.13** Comparison between measured and revised drain current model (right) considering trap effect.


## 5.4 Thin Film Resistor (TFR)

In MMIC technology, the resistors are extensively used in feedback circuits, bias circuits, and as terminations. Two types of resistors are commonly used in MMIC fabrication, namely, thin films of lossy metals and lightly doped active layer (mesa resistors). Metal thin-film resistors are more temperature stable and are used as precision resistors of low to moderate values. TFRs in MMIC technology are conventionally fabricated with nickel chrome (NiCr) or tantalum nitride (TaN) by using sputtering or e-beam evaporation process. although other metals may be used[6, 7]. Table. 5.1 shows the properties of both metals. NiCr resistors have low thermal coefficient of resistance (TCR), small parasitic values, and their sheet resistance is easy to control by the deposition thickness [8, 9]. A limited range of sheet resistance ( $R_{sh}$ ) is possible, from perhaps 10  $\Omega$ /sq to 250  $\Omega$ /sq. The  $R_{sh}$  of films is known to increase with time as the surface layer oxidizes. In order to minimize this effect, resistors are often stabilized by baking them at temperatures as high as 400 °C for up to one hour, thus pre-oxidizing the film to ensure far greater stability in use. The resistance value can increase as much as 40% during the stabilization, so the original geometry must take this into account and the resistors must start out substantially below their target value. This is very effective in preventing further change in resistance over time [10, 11]. It should be noted that NiCr thin-film chip resistors, if not well-sealed, may be subject to electromigration damage under conditions that include high humidity, low voltage, and ionic influence. This corrosion has resulted in occasional catastrophic failure in the industry.

**Table 5.1** Material properties of TaN and NiCr thin film resistors.

	TCR [ppm/°C]	Sheet Resistivity on Al <sub>2</sub> O <sub>3</sub> [Ω/sq]	Sheet Resistivity on AlN, BeO [Ω/sq]	Stability	Tolerance
TaN	±25	10 ~ 150	25 ~ 100	< 0.5%	1~10%
NiCr	±10	20 ~ 250	50 ~ 150	< 0.5%	1~10%

In this work, we used NiCr (80/20 %) [12] for TFR using e-beam evaporation and firstly checked the resistivity ( $\rho$ ) versus metal thickness. Table 5.2 reports the results of measured  $R_{sh}$  with various conditions. NiCr metal alloy was deposited on both S.I GaAs substrate and Si with SiN<sub>x</sub> to avoid the effect of substrate, and 4-point probe measurement was utilized.




$$R = \rho \frac{L}{A} = \rho \frac{L}{Wt} = \frac{\rho}{t} \frac{L}{W} = R_{sh}$$

As we mentioned above, NiCr metal source also oxidizes in an atmosphere, so that the resistivity could be increased. The additional factor which increased the resistivity of TFR was base pressure in evaporator chamber. So we fixed the base pressure at least  $8 \times 10^{-7}$  Torr for all experiments before using e-beam evaporation. The one way to reduce the resistivity is removing chrome oxide by wet etching, and we used Cr-7 chrome etchant to remove the oxidized surface layer of NiCr source. The  $R_{sh}$

were compared in Table. 5.2 with different wet treatments and treatments time. The theoretical resistivity of NiCr is  $1 \sim 1.5 \times 10^{-6} \Omega \cdot \text{mm}$ . If NiCr source was evaporated after only with solvent cleaning, the achieved resistivity was higher about more than twice. On the other hand, much lower resistivity was obtained if we used Cr-7 chrome etchant for de-oxidizing. We increased the treatment time to reduce the resistivity more, but it was saturated already. Because the accurate  $R_{sh}$  of  $20 \Omega/\text{sq}$  ( $\pm 2 \Omega/\text{sq}$ ) was required for designing MMIC, and the original  $R_{sh}$  must be lower than the target value to prevent further change as we explained above, we finally decided the thickness of NiCr as thick as  $850 \text{ \AA}$ .


**Table 5.2** The change of sheet resistance and resistivity of NiCr TFR on two different substrates with solvent cleaning and Cr etching by Cr-7 etchant.

	<b>Thickness [nm]</b>	<b>Substrate</b>	<b>Sheet Resistance [<math>\Omega/\text{sq}</math>]</b>	<b>Resistivity [<math>\Omega \cdot \text{mm}</math>]</b>
<b>Solvent cleaning</b>	65	S.I. GaAs	55	$3.57 \times 10^{-6}$
<b>+Cr-7 Cr etching 10min</b>	65	S.I. GaAs	30	$1.9 \times 10^{-6}$
<b>+Cr-7 Cr etching 10min</b>	70	S.I. GaAs	27	$1.89 \times 10^{-6}$
		SiN <sub>x</sub> on Si	24	$1.68 \times 10^{-6}$
<b>+Cr-7 Cr etching 30min</b>	75	S.I. GaAs	24	$1.8 \times 10^{-6}$
		SiN <sub>x</sub> on Si	23	$1.725 \times 10^{-6}$



**Fig. 5.14** (a) Layout design of TFR with  $20 \Omega/\text{sq}$ , representatively. (b) 2-point measurement of the fabricated NiCr TFRs which were targeted on  $20 \Omega/\text{sq}$ .

Figure 5.14(a) demonstrates the actual layout design of NiCr TFR test pattern on GaN-on-Si wafer, and the results of 2-point measurement with 15 TFRs are shown in Fig. 5.14(b). The TFRs were fabricated on inactive region of AlGaIn/GaN heterostructure by removing 2DEG channel with  $\text{SiN}_x$  layer at bottom and top either to make the same structure with TFRs in MMIC, and we could achieve significantly uniform  $R_{\text{sh}}$ . Also, we checked the change of NiCr resistances after annealing at  $400^\circ\text{C}$  chuck for 4 hours which was quite harsh condition as shown in Fig. 5.15. Due to the  $\text{SiN}_x$  protecting layer on NiCr, there were just slight increases of resistance with each size of TFRs.




**Fig. 5.15** The result of NiCr reliability test with high thermal stress which could be went through during MMIC process.


## 5.5 Metal-Insulator-Metal (MIM) Capacitor

MIM capacitors in MMIC technology have been investigated for long times. Most of the studies reported about their lifetime and yield which were directly related to breakdown characteristic [13, 14]. The improvement of the breakdown characteristic is associated not only with the dielectric property but also with a metal process so that the process is very sensitive. We also focused on the breakdown voltage of the fabricated MIM capacitor by improvement of the surface of the bottom metal. However, self-resonance frequency (SRF) of MIM capacitor [15] which could be known from small-signal measurement was another problem in GaN-on-Si technology because of an epitaxial layer below which is not semi-insulated. We first investigated various capacitor structures versus below conditions and thickness of used dielectric to increase the SRF as best we could.

### 5.5.1 Frequency Response of MIM Capacitor




**Fig. 5.16** (a) Cross-sectional image of MIM capacitor. (b) Layout design of MIM capacitor and an example of its model.




**Fig. 5.17** The measured frequency response (phase) of MIM capacitor with two different size to evaluate their SRF characteristics. The measured (blue) and modeled (red) data were plotted together.

First, Fig. 5.16(a) and (b) presents the cross-sectional image of MIM capacitor used in MMIC and its layout with design model [16]. The SRF of capacitor is the frequency that the phase changes from + value to – value and its characteristic is directly associated with the size of the capacitor because an inductance can be increased by the large metal structure. However, Fig. 5.17 shows the result of frequency response that we found the problem about the SRF even if the size of the capacitor was not large enough. Because the small-signal measurement of the passive element is performed without voltage bias, it is easy to suppose that the main reduction factor of SRF is the thickness of dielectric ( $t_d$ ). If the bottom and top metal separate far away using thicker dielectric, the inductance and the signal loss via dielectric may be decreased. As shown in Fig. 5.18, the SRF of MIM capacitor with the size of  $30 \times 30 \mu\text{m}^2$  was increased from 20 GHz to 45 GHz which made it possible to be employed for RF matching in MMIC design at target frequency.




**Fig. 5.18** The SRF characteristics of MIM capacitor of  $30 \times 30 \mu\text{m}^2$  before (left) and after (right) increasing the dielectric thickness. The measured (blue) and modeled (red) data were plotted together.

Further, we estimated the additional factors that could have an effect on SRF characteristic. All experiments were performed with GaN-on-Si wafer and the capacitors in Fig. 5.19(a) were fabricated just on low-resistivity GaN buffer layer. Other two capacitors were fabricated on high-resistivity GaN buffer layer without and with  $\text{SiN}_x$  owing to the same reason with the experiment of NiCr TFR (Fig. 5.19(b) and (c)), because the substrate loss should be considered when the active and passive devices were designed even though the target frequency of this work was 27 GHz which was not that high. The phases of the  $S_{21}$  parameter are also plotted in Fig. 5.19, and the results from measurement and modeling almost corresponded. The main difference of among the three samples was observed at small size capacitors, such as  $10 \times 10 \mu\text{m}^2$  and  $30 \times 30 \mu\text{m}^2$ . As the resistivity through the downside increased, the phase was close to the ideal value of modeling. However, there was no significant effect on SRF with different structures under the bottom metal. Fig. 5.20.



**Fig. 5.19** SRF characteristics of the fabricated MIM capacitor with three different wafers and different size. MIM capacitor on (a) low resistivity buffer (b) high resistivity buffer (c) high resistivity buffer with  $\text{SiN}_x$  insulating.



**Fig. 5.20** Frequency-phase characteristics of MIM capacitors of  $30 \times 30 \mu\text{m}^2$  with various bottom conditions.

Figure 5.21 shows the gain of  $S_{21}$  which could also provide the design rule of MMIC PA. The MIM capacitors with size up to  $30 \times 30 \mu\text{m}^2$  were used for RF matching and the capacitors over  $30 \times 30 \mu\text{m}^2$  were used for DC blocking and suppressing of low-frequency oscillation. The larger capacitor is better to be used for DC blocking, but the capacitor of  $30 \times 30 \mu\text{m}^2$  which demonstrated the gain within -1 dB also had no problem to be used for DC blocking at our target frequency.




Fig. 5.21 Frequency-gain characteristics of MIM capacitors of various size.

## 5.5.2 Breakdown Voltage of MIM Capacitor

Table. 5.3 presents the properties of SiN<sub>x</sub> using remote PECVD for the dielectric of MIM capacitor. Its breakdown field and dielectric constant ( $\epsilon_r$ ) were evaluated by making metal-oxide-semiconductor (MOS) capacitor with n-type Si wafer. From the evaluated breakdown field, we could predict the required minimum  $t_d$  considering the target breakdown voltage. If we targeted the breakdown voltage larger than 150 V, the  $t_d$  should be thicker than 166.6 nm (Table. 5.4). However, the actual MIM capacitor has a discrepancy in the breakdown characteristic from the theoretical estimation so that we utilized the dielectric thickness of > 200 nm to retain process budget, also this could help to improve the SRF characteristics.


**Table 5.3** The conditions and properties of used SiN<sub>x</sub> dielectric for MIM capacitor.

Chuck temp. [°C]	Source power [W]	Pressure [mTorr]	SiH <sub>4</sub> /NH <sub>3</sub>	Breakdown field [MV/cm]	Dielectric constant
200	300	20	8/40	9~10	7


**Table 5.4** The required and resulted properties of MIM dielectric.

Breakdown voltage [V]	Dielectric thickness [nm]	Capacitance density [fF/μm <sup>2</sup> ]	Target frequency [GHz]
>150	>166.6	0.37	>26

Unlike MIS capacitor, the roughness of bottom metal [17, 18] which may cause early breakdown of dielectric is essentially considered to achieve more stable breakdown voltage, assuming the surface of metal region is cleaned. It is easy to be formed a particle (Au spitting) [19, 20] on the metal surface during the metal deposition, and it can be a start point of leakage current owing to the high concentration of electric field. Most of the studies reported about the metal sources cleaning to make the smooth surface [21-23]. We also employed solvent cleaning with methanol and isopropyl alcohol before the metal (Ni and Au) deposition using e-beam evaporation. Figure 5.22 shows the atomic force microscope (AFM) image of deposited Ni/Au surfaces without and with metal source cleaning. The measured average roughness was considerably reduced and we could obtain much smoother metal surface.





**Fig. 5.22** AFM measurement of the surface of bottom plate for MIM capacitor without (left) and with (right) Au metal source solvent cleaning.



**Fig. 5.23** SEM images of image reversal patter with thick AZ5214 for sputtered metal lift-off process.

But, in terms of repeatability, it had a disjunction between the research reports and the actual process. Because of the method of the metal deposition process, carbon can easily contaminate the metal source in e-beam evaporation chamber that makes particle on the metal surface whether the source was cleaned or not. So we adapted different method of metal deposition process to improve the yield of capacitor and process stability. A metal sputtering is generally independent of carbon contamination, whereas



used without photoresist (PR) patterning owing to the high step coverage which makes hard to employ metal lift-off process. In MMIC process, we should develop the thick and large under-cut profile with AZ5214 (image reversal) PR to apply metal lift-off process to form the bottom metal of MIM capacitor using sputtering. Figure 5.23 is the SEM images of optimized PR pattern to make lift-off possible even with sputtering of high step coverage. After employing this method, we could achieve the better bottom metal surface with high repeatability. As a result, the fabricated MIM capacitors demonstrated much more uniform breakdown voltage above 180 V, whereas the capacitors using e-beam evaporation showed the large variation (Fig. 5.24(a) and (b)).



**Fig. 5.24** Breakdown characteristics of  $30 \times 30 \mu\text{m}^2$  MIM capacitor with metal (a) evaporation and (b) sputtering as the bottom plate. Inset of (b) shows SEM image of the fabricated MIM capacitor with air-bridge. SEM images of top view of the MIM capacitor employed in MMIC (bottom).


## 5.6 Coplanar Waveguide (CPW) Transmission Line

The separate spiral inductor model was substituted with transmission line because the Ka-band does not need such a long inductor line. CPW line was modeled by using conventional model in ADS library, and line loss of 1 dB/mm was measured at 30 GHz.



**Fig. 5.25** Layout design of CPW transmission line and ADS model (top). SEM images of CPW transmission line and air-bridge to avoid short between ground and signal (bottom).


## 5.7 Unit Power Cell Design & MMIC Process




**Fig. 5.26** ADS simulation results of DC drain current, RF transconductance, and MAG with the device of  $8 \times 50 \mu\text{m}$ .

A Ka-band unit power cell (PC) must demonstrate both the high output power and high gain characteristics at high operation frequency. To choose the device with large  $W_G$  and high gain for employing at circuit design, we considered  $G_m$  and maximum available gain (MAG) from the model of the fabricated devices. As a result,  $8 \times 50 \mu\text{m}$  device was utilized in this work (Fig. 5.26), but 1-stage power cell did not exhibit enough gain so that we

designed 2-stage cascade to achieve the high gain and high output power simultaneously as shown in Fig. 5.27. The device of  $8 \times 50 \mu\text{m}$  was employed for the main transistor (2nd TR) which generates output power and the device with  $4 \times 50 \mu\text{m}$  was employed as the drive transistor (1st TR). The power cell was designed with the center frequency of  $28 \sim 30 \text{ GHz}$ , and we also regarded the variation of the fabrication process so the input and output ports used double resonance matching to be matched at the large bandwidth. Especially, the output port was designed that the PA can obtain the maximum output power using power matching. The CPW which has superior characteristic at high-frequency and does not need backside process was applied to the transmission line (Fig. 5.28).



**Fig. 5.27** Block diagram of designed 2-stage cascade power cell.



**Fig. 5.28** Layout design of designed 2-stage common source MMIC power amplifier for Ka-band.

Our process flow of AlGaIn/GaN-on-Si substrate MMIC is shown in Fig 5.29. The process details until fabricating the source, drain, and gate of AlGaIn/GaN HEMT was same with the flow in chapter 2 and chapter 4. Due to MIS device process, such as wet treatment or dielectric deposition at high temperature, the fabrication of passive elements was done in conclusion. After the gate formation, a thin SiN<sub>x</sub> film of 30 nm-thick was deposited at 250 °C to protect the devices using remote PECVD. The passive elements were fabricated on inactive region over deposited dielectric layers to avoid the exposure of epitaxial layer.

**Surface cleaning**



**SiN<sub>x</sub> Pre-passivation**



**Ohmic contact & alloy**



**MESA isolation**



**SiN<sub>x</sub> Removal**



**SiN<sub>x</sub> Re-passivation**




**Gate process (MIS)**



**SiN<sub>x</sub> 2<sup>nd</sup> passivation**





**Fig. 5.29** Entire process flow of GaN MMIC of chip level without backside process.

- NiCr TFRs were evaporated with targeted  $R_{sh}$  value of  $20 \Omega/sq$  ( $\pm 2 \Omega/sq$ ).
- Interconnection pad electrodes and signal lines were formed with Ni/Au (=40/450 nm) evaporation after ohmic and gate contact areas were opened by RIE etching. We designed and employed CPW line and all signal lines and passive elements were formed at inactive region without exposure of GaN surface.
- To make MIM bottom electrodes, Cr/Au (=40/300 nm) layer was deposited using sputtering. Unlike conventional sputtering process, we made the electrodes layer through metal lift-off method.
- After solvent (acetone/IPA) cleaning, a thick  $SiN_x$  film of  $\sim 250$ nm-thick was deposited at  $250 \text{ }^\circ\text{C}$  for MIM dielectric and protecting top surface of NiCr from oxidation or ionic influence also using remote PECVD. Table. 5.5 contains both dry and wet etching rate of both  $SiN_x$  film for protection of active device and this step. The large difference in wet etching rate was required to remove  $SiN_x$  which was used for passive elements selectively.
- The thick  $SiN_x$  dielectric film except MIM and NiCr regions was removed (etch-back) because additional dielectric could increase parasitic capacitance at mmw application.
- To make equipotential source electrodes and MIM top electrodes, the thick interconnection metal and air-bridge processes were simultaneously conducted with Ti/Au (=50/1450 nm) evaporation.

**Table 5.5** The properties of the dielectrics for both device protection (top) and MIM capacitor (bottom). Dry etch rate was measured by using SF<sub>2</sub> 20W RIE and wet etch rate was measured with B.O.E 7:1.

	SiH <sub>4</sub> /N <sub>2</sub> /Ar [sccm]	Pressure [mTorr]	Source power [W]	Dep. rate [Å/sec]	Dry/wet Etch rate [Å/min]
<b>Device protection layer</b>	2.8/9/90	35	200	0.55	150/110

	SiH <sub>4</sub> / NH <sub>3</sub> [sccm]	Pressure [mTorr]	Source power [W]	Dep. rate [Å/sec]	Dry/wet Etch rate [Å/min]
<b>MIM dielectric</b>	8/40	20	300	1.38	1400/1500


## 5.8 Performances of Fabricated MMIC PA

In this section, we will demonstrate the fabricated Ka-band GaN-on-Si MMIC PA with the flow of process improvement in the previous chapters. The small-signal characteristics of the MMICs with three different active device structures (Schottky, only PEALD SiN<sub>x</sub> MIS, SiN<sub>x</sub> and HfON dual MIS) were compared. And we fabricated the final version of MMIC to measure large-signal characteristics with isolating by ion implantation to reduce the off-state leakage current and improve current collapse phenomena and Y-gate process to reduce gate resistance with low parasitic capacitance. We also measured the power on-state time stress of each MMIC PA to estimate the reliability of MIS structure which has the high potential of the GaN-on-Si technology with improved output power in comparison to the conventional Schottky device. Because the interface states of MIS structure cannot be same as Schottky contact whatever good process technology is employed, the MIS MMIC exhibited the poorer reliability performance, but we could find the right direction of GaN-on-Si RF devices from the reliability measurement.

### 5.8.1 Small-Signal Characteristics

Figure 5.30 shows the fabricated MMIC with probing representatively, and all measurements were performed without any packaging or cooling system. And the Table 5.6 lists up the several MMICs with different process and wafer used in this work. We first measured the small-signal characteristic of each IC which was applied Schottky, PEALD SiN<sub>x</sub> MIS, and HfON MIS (dual MIS) with thin SiN<sub>x</sub> interface layer at various DC bias by using VNA.


As shown in Fig. 5.31, the maximum gain of MMICs with MIS structures were similar with Schottky, but the peak center frequency was negatively shifted at dual MIS MMIC. This was because the frequency-gain characteristic of dual MIS active device exhibited lower gain than other two devices definitely. Also the MMICs with wafer 2 demonstrated the higher maximum gain at the center frequency than with wafer 1, and the formation of CPW transmission line on dielectric layer slightly improved the maximum gain additionally (17.98 dB to 18.28 dB for Schottky and 18.5 dB to 18.71 dB for dual MIS). However, negative shift of center frequency at dual MIS MMIC was still observed in comparison to Schottky, and that center frequency could break the bounds of Ka-band which was our target frequency (Fig. 5.32).




**Fig. 5.30** Microscope image of the fabricated 2-stage common source GaN-on-Si MMIC PA with input (left) and output (right).

**Table 5.6** Different process conditions of the fabricated MMICs. Wafer 1 and 2 are the same epitaxial structures.

	<b>Wafer</b>	<b>Isolation</b>	<b>Gate structure</b>	<b>CPW formation</b>	<b>Gate contact</b>
<b>Sample 1</b>	Wafer 1	Mesa	Field-plated (Normal)	On GaN	Schottky
<b>Sample 2</b>	Wafer 1	Mesa	Field-plated	On GaN	SiN <sub>x</sub>
<b>Sample 3</b>	Wafer 1	Mesa	Field-plated	On GaN	Dual
<b>Sample 4</b>	Wafer 2	Mesa	Field-plated	On GaN	Schottky
<b>Sample 5</b>	Wafer 2	Mesa	Field-plated	On GaN	Dual
<b>Sample 6</b>	Wafer 2	Mesa	Field-plated	On SiN <sub>x</sub>	Schottky
<b>Sample 7</b>	Wafer 2	Mesa	Field-plated	On SiN <sub>x</sub>	Dual
<b>Sample 8</b>	Wafer 2	Implant	Field-plated	On SiN <sub>x</sub>	Dual
<b>Sample 9</b>	Wafer 2	Implant	Y-gate (Field-plated)	On SiN <sub>x</sub>	Dual




**Fig. 5.31** Small-signal gain characteristics ( $S_{21}$ ) of MMICs in (a) sample 1 ( $(V_{gs1}, V_{ds1})(V_{gs2}, V_{ds2})$ ) (b) sample 2 (c) sample 3 with various DC bias.



**Fig. 5.32** Small-signal gain characteristics of (a) sample 4 ( $V_{gs1} = -2 \text{ V}/V_{ds1} = 10 \text{ V}$ ,  $V_{gs2} = -2 \text{ V}/V_{ds2} = 16 \text{ V}$ ) and sample 5 ( $-2.4 \text{ V}/12 \text{ V}$ ,  $-2.4 \text{ V}/20 \text{ V}$ ) (b) sample 6 ( $-2 \text{ V}/16 \text{ V}$ ,  $-2 \text{ V}/16 \text{ V}$ ) and sample 7 ( $-2.4 \text{ V}/12 \text{ V}$ ,  $-2.4 \text{ V}/20 \text{ V}$ ). (c) Increase of maximum gain by insulating GaN surface under the CPW transmission line.


We found the solution for increasing center frequency by forming inactive region with ion implantation process instead of mesa etching. Not only the improving the performance of the active device but also keeping the circuit away from the H.R Si substrate was achievable by forming the CPW transmission line with a planar structure. Figure 5.33 (b) shows the increase

of center frequency of dual MIS MMIC with more increase of maximum gain (> 19 dB) by employing ion implantation process that can be operating at real Ka-band.




**Fig. 5.33** Small-signal gain characteristics of (a) sample 8 (-1.6V/14 V, -1.6 V/20 V) and sample 9 (-2.4 V/14 V, -2.8 V/20 V) (b) Increase of maximum gain and center frequency by employing ion implantation and Y-gate structure with low gate resistance and low parasitic capacitance.

## 5.8.2 Large-Signal Characteristics




**Fig. 5.34** Large-signal characteristics of sample 1, 2, and 3 at (a) 26 and (b) 27 GHz. The applied DC bias at each device was (-1.6 V/12 V, -1.8 V/18 V) for Schottky, (-1.6 V/12 V, -1.8 V/18 V) for SiN<sub>x</sub> MIS, and (-2.2 V/18 V, -2 V/14 V) for dual MIS.


After we found the proper operating voltages of first stages and second stages for each MMIC, respectively, the large-signal characteristics were measured on the chuck. The MMICs with wafer 1 demonstrated the low output power and PAE as shown in Fig. 5.34, while the MMIC with dual MIS structure showed unsaturated output performance which could have the higher output power and PAE characteristics. As similar with the small-signal characteristics, the output power and PAE were gradually increased with the higher operation voltage as the different processes were applied (Fig. 5.35). The dual MIS MMIC always showed the higher output power and peak PAE performance than Schottky MMIC at each process condition. For the MMICs with mesa etching isolation, the maximum output power was achieved at 26 GHz, but the maximum output power of MMIC with ion implantation isolation was obtained at 26.5 GHz. The final versions of MMICs (sample 8 and 9) were fabricated with wafer 2 was employed ion implantation, dual MIS structure, and the CPW line was formed on the dielectric layer. The results of power sweep are plotted in Fig. 5.36. The MMIC applied normal field plate gate exhibited the maximum output power of 28.98 dBm at 26.5 GHz with PAE of 14.2 %, whereas the MMIC with field-plated Y-shaped gate demonstrated the output power of 29.5 dBm with PAE of almost 16 %. The output power was increased more than twice from sample 1 (0.339 W) to sample 9 (0.891 W) even if the optimum operation frequency was also increased.



**Fig. 5.35** Large-signal characteristics of sample 6 and 7 at (a) 26 and (b) 27 GHz. The applied DC bias at each device was (-2 V/12 V, -2 V/18 V) for Schottky, (-2.2 V/16 V, -2.2 V/20 V) for dual MIS.




**Fig. 5.36** Large-signal characteristics of sample 8 and 9 at 26.5 GHz. The applied DC bias at each device was (-1.8 V/18 V, -2 V/20 V) for normal field-plated gate, (-2 V/18 V, -1.8 V/20 V) for field-plated Y-gate.




**Fig. 5.37** Measured bandwidth of output power and efficiency of sample 8.

This result was achieved only with front-end process with typical AlGaIn/GaN heterostructure on Si substrate, and that indicated the GaN-on-Si mmw MMIC can also demonstrate watt-level output power with 20 % PAE. Figure 5.38 and Fig. 5.39 present the results of GaN power amplifier of other research groups [24-45]. There are some results of GaN-on-Si devices for Ka-band [46, 47], but no results with amplifier level. Fig. 5.38 shows the results of output power and PAE beyond K-band, and their gate length and operation voltage were spread out from 0.1 to 0.25  $\mu\text{m}$  and from 10 to 35 V, respectively. Although GaN-on-SiC is the main material for GaN RF technology due to their superior properties, GaN-on-Si can substitute with low cost and watt-level output power by employing MIS structure. Further improvements were simply expected by using large gate width devices in MMIC design or making a 3-stage amplifier as shown in Fig. 5.39. Also our measurement was not considered thermal degradation which could impact on both operating drain voltage and maximum drain current during operation and limited by input drive amplifier so that the output power was not saturated yet.



**Fig. 5.38** The results of (a) output power and (b) PAE for GaN MMIC PAs beyond K-band versus operation frequency with different method of measurements. All results were demonstrated by GaN-on-SiC.




**Fig. 5.39** The results of output power beyond K-band for GaN MMIC PAs versus total gate width of output stage with different number of stages. All results were demonstrated by GaN-on-SiC. Both continuous wave (solid) and pulsed (open) measurement are plotted.

### 5.8.3 Reliability of GaN-on-Si MMIC PA

We found the several methods to improve the output power characteristic of 26.5 GHz GaN-on-Si MMIC PA. However, the conventional GaN RF technology with Schottky gate contact has reached substantially stable performance in terms of not only maximum output power but also reliability. The MIS structure we applied to MMIC in this work presented better power performance than Schottky contact, but it was easy to anticipate its poorer reliability characteristic because of the MIS interface state which has larger non-ideality than Schottky contact. The reliability of MMIC usually evaluated

through the long-term injection of input power such as during 1000 hours, and observe the degradation of output power or failure [48, 49]. The input condition of estimating the reliability is  $P_{-3\text{dB}}$  point generally.


We similarly estimated the reliability of fabricated MMICs with each differently employed process. Before the measurement of time-stress, we considered the channel temperature when the device was operating to verify the effect of self-heating from the trapping effect which is also the factor of current degradation followed by gain compression. Our measurement condition had only external fan for cooling and no packaging structure such as backside process. The generated heat during the device operating was simply calculated from consumed DC power and output power. For example, the net consumed power for second power stage device of  $8 \times 50 \mu\text{m}$  in sample 9 can be expected by subtracting the average output power of 0.8 W from consumed DC power of 2.88 W ( $= 18 \text{ V} \times 0.16 \text{ A}$ ). The thermal resistance of the device of  $8 \times 50 \mu\text{m}$  was measured by the pulsed I-V method in the previous section without any cooling system either. Thus, the calculated channel temperature was  $101.92 \text{ }^\circ\text{C}$  ( $= 2.08 \text{ W} \times 49 \text{ }^\circ\text{C/W}$ ), and the actual temperature might be below then due to external fan cooling during power measurement. Because the size of device employed in MMIC design was not large enough, the expected channel temperature was not that high in comparison to that of theoretical microwave applications [36, 50] which require better cooling system than our result. Also, we confirmed the channel temperature by ANSYS thermal simulation with same structure with our fabricated devices as shown in Fig. 5.40. The results of simulation with  $8 \times 50 \mu\text{m}$  device in second stage of MMIC and applied power demonstrated similar peak channel temperature of  $96.39 \text{ }^\circ\text{C}$  near the gate edge.



**Fig. 5.40** Thermal simulation of  $8 \times 50 \mu\text{m}$  device in second stage (output stage) of the fabricated GaN-on-Si MMIC.


However, the long-term stress such as 1000 hours with almost  $100^\circ\text{C}$  would not be suitable for our measurement condition, so that we estimated the power reliability of each MMIC with only 1000 sec stress to distinguish the effects of each fabrication process on their power characteristics focused on trapping effect as possible. First, Fig. 5.41 shows the power degradation of Schottky,  $\text{SiN}_x$  MIS, and dual MIS MMIC using wafer 1 with input power of 14.5 dBm at 26.5 GHz. As we expected, the Schottky contact demonstrated substantially stable output characteristics compared with MIS structure. On

the other hand, the MIS MMIC with only  $\text{SiN}_x$  for gate insulator outperformed dual MIS MMIC like as Schottky contact with saturated degradation. This indicated the  $\text{SiN}_x$  gate dielectric has lower bulk trap density than  $\text{HfON}$ . And the PEALD process included in-situ high-density (ICP)  $\text{N}_2$  plasma on AlGaIn surface that might passivate N-vacancy which could be induced after gate recess etching process, so that better MIS interface condition was achieved [51]. The employment of high-k dielectric on the device structure is better for maximum output power, but harmful at reliability characteristics because of the larger number of trap density even though the better MIS interface quality was considered by employing thin  $\text{SiN}_x$  interface layer. The drain current density was not changed during time-stress measurement, so we could suppose that the gate leakage current through the gate insulator was not increased. The main reason of the power degradation is hot-electron trapping which causes the decrease of maximum drain current and output load-line. The result of  $\text{SiN}_x$  MIS MMIC was very meaningful for proceeding the GaN-on-Si RF MIS technology in order to improve the performances of GaN-on-Si devices with comparable reliability characteristic with the conventional Schottky contact.



**Fig. 5.41** The result of on-state time-stress of fabricated MMICs with Schottky, SiN<sub>x</sub> MIS, and Dual MIS, respectively. The applied each DC bias was same as the bias where the maximum output power was achieved.

Figure 5.42 shows another result of reliability characteristic with the comparison of the effect of isolation process on dual MIS MMIC. The device with ion implantation demonstrated the lower off-state current and better current collapse than mesa etching by removing the mesa sidewall. Not only the improvements of instant output characteristic but also long-term reliability was enhanced by removing the additional MIS interface which can cause electron trapping and depletion of 2DEG channel. The finally fabricated dual MIS MMIC demonstrated the highest output power performance with prominent reliability characteristic despite the high-k dielectric was employed as the gate insulator, and further optimizing the thickness of SiN<sub>x</sub> interface layer or good backside packaging will be able to present much more stable characteristic.



**Fig. 5.42** The result of on-state time-stress of fabricated dual MIS MMICs with mesa etching isolation and ion implantation isolation, respectively. The applied each DC bias was same as the bias where the maximum output power was achieved.

## 5.9 References

- [1] Y. Hirachi, Y. Takeuchi, I. Masafumi, K. Kosemura, and S. Yamamoto, "A Packaged 20-GHz 1-W GaAs MESFET with a Novel Via-Hole Plated Heat Sink Structure," *IEEE transactions on microwave theory and technique*, vol. MTT-32, no. 3, pp. 309-316, Mar 1984.
- [2] M. H. Cho, G. W. Huang, K. M. Chen, and A. S. Peng, "A novel cascade-based de-embedding method for on-wafer microwave characterization and automatic measurement," *IEEE MTT-S International Microwave Symposium Digest*, pp. 1237-1240, Jun 2004.
- [3] G. Dambrine, A. Cappy, F. Heliodore, and E. Playez, "A New Method for Determining the FET Small-Signal Equivalent Circuit," *IEEE transactions on microwave theory and technique*, vol. 36, no. 7, pp. 1151-1159, Jul 1988.
- [4] I. Angelov, L. Bengtsson, and M. Garcia, "Extension of the Chalmers Nonlinear HEMT and MESFET Model," *IEEE transactions on microwave theory and technique*, vol. 44, no. 10, pp. 1664-1674, Oct 1996.
- [5] J. Joh, J. A. del Alamo, U. Chowdhury, T.-M. Chou, H.-Q. Tserng, and J. L. Jimenez, "Measurement of Channel Temperature in GaN High-Electron Mobility Transistors," *IEEE Transactions on Electron Devices*, vol. 56, no. 12, pp. 2895-2901, Dec 2009.
- [6] "Thin Film Substrates: Thin Film Desing Guide for RF and UWave Substates," *Vishay*.
- [7] "Adavanced Thin Film Technologies," *Api techinologies*.
- [8] E. Bloch, D. Mistele, R. Brener, C. Cytermann, A. Gavrilov, and D. Ritter, "NiCr thin film resistor integration with InP technology," *Semiconductor Science and Technology*, vol. 26, no. 10, Aug 2011.
- [9] F. Zandman and J. Szwarc, "Non-Linearity of Resistnace/Temperature Characteristic: Its Influence on Performance of Precision Resistors," *Vishay*, 2013.
- [10] R. Riesenbergr and H. Dintner, "A New Stability Test for Passivated NiCr Thin Film Resistors," *Active and Passive Electronic Components*, vol. 13, no. 4, pp. 249-260, Sep 1989.
- [11] J. Zelenka, V. Chudoba, and J. Rehak, "Thin Resistive Film with

- Temperature Coefficient of Resistance Close to Zero," *Thin Solid Films*, vol. 200, no. 2, pp. 239-246, May 1991.
- [12] V. Petley, S. Sathishkumar, K. H. Thulasi Raman, G. M. Rao, and U. Chandrasekhar, "Microstructural and mechanical characteristics of Ni–Cr thin films," *Materials Research Bulletin*, vol. 66, pp. 59-64, Feb 2015.
- [13] S. Demirtas, J. A. Del Alamo, D. A. Gajewski, and A. Hanson, "Lifetime estimation of intrinsic silicon nitride MIM capacitors in a GaN MMIC process," *CS MANTECH*, May 2009.
- [14] J. H. Lee, D. H. Kim, Y. S. Park, M. K. Sohn, and K. S. Seo, "DC and RF Characteristics of Advanced MIM Capacitors for MMIC's Using Ultra-Thin Remote-PECVD Si<sub>3</sub>N<sub>4</sub> Dielectric Layers," *IEEE Microwave and Guided Wave Letters*, vol. 9, no. 9, pp. 345-347, Sep 1999.
- [15] S.-J. Choi, C.-H. Han, H.-H. Yang, D.-H. Choi, and J.-B. Yoon, "Increasing Capacitance and Self-Resonant Frequency of the MEMS Switched Capacitor Using High-k TiO<sub>2</sub> and SU-8 Bridged Beam Structure," *Journal of Microelectromechanical Systems*, vol. 24, no. 4, pp. 1006-1015, Aug 2015.
- [16] D. Gruner, Z. Zhang, V. Subramanian, F. Lorndorfer, and G. Boeck, "Lumped Element MIM Capacitor Model for Si-RFICs," *IEEE MTT-S International Microwave and Optoelectronics Conference*, pp. 149-152, Nov 2007.
- [17] C. Wang and N.-Y. Kim, "Fabrication of Metal-insulator-metal Capacitors with SiN<sub>x</sub>Thin Films Deposited by Plasma-enhanced Chemical Vapor Deposition," *Transactions on Electrical and Electronic Materials*, vol. 10, no. 5, pp. 147-151, 2009.
- [18] J. Contonakis, M. Clarke, R. Lawrence, J. Campbell, and C. Gaw, "Continuous Defectively Improvements and Impact on High Density Metal-Insulator-Metal (HDMIM) Capacitor Yields," *CS MANTECH*, May 2004.
- [19] A. Duckham, L. Luke, and R. Sprague, "Developing a Fundamental Understanding of Gold Spitting During Evaporation," *CS MANTECH*, pp. 435-438, May 2013.
- [20] K. Cheng, "Electron Radiation as an Indicator of Gold Nodule Defect during E-beam Evaporation," *CS MANTECH*, May 2011.

- [21] S. A. Chevtchenko, S. Freyer, L. Werxelbaum, P. Kurpas, and J. Wurfl, "Yield Improvement of Metal-insulator-metal Capacitors in MMIC Fabrication Process Based on AlGa<sub>N</sub>/Ga<sub>N</sub> HFETs," *CS MANTECH*, pp. 131-134, May 2014.
- [22] M. R. Rao, S. T. O'Neil, and S. Tiku, "Metal particle effects on thin film capacitors in high volume manufacturing," *CS MANTECH*, May 2003.
- [23] J. Gurganus, T. Alcorn, A. Mackenzie, and Z. Ring, "Investigation and Improvement of Early MIM Capacitor Breakdown with a Focus on Edge Related Failures," *CS MANTECH*, May 2010.
- [24] C. Campbell, L. Y., K. M. Y., and S. Nayak, "High Efficiency Ka-Band Gallium Nitride Power Amplifier MMICs," *IEEE International Conference on Microwaves, Communications, Antennas and Electronics Systems*, Oct 2013.
- [25] Y. S. Noh and I. B. Yom, "A Linear Ga<sub>N</sub> High Power Amplifier MMIC for Ka-Band Satellite Communications," *IEEE Microwave and Wireless Components Letters*, vol. 26, no. 8, pp. 619-621, Aug 2016.
- [26] D. Wang, X. Chen, T. Yuan, K. Wei, and X. Liu, "A Ka-band 22 dBm Ga<sub>N</sub> amplifier MMIC," *Journal of Semiconductors*, vol. 32, no. 8, 2011.
- [27] C. Y. Ng *et al.*, "A 20-Watt Ka-Band Ga<sub>N</sub> High Power Amplifier MMIC," *Proceeding of the European Microwave Integrated Circuits Conference*, pp. 1348-1351, Oct 2014.
- [28] O. Cengiz, O. Sen, and E. Ozbay, "High Power K-band Ga<sub>N</sub> on SiC CPW Monolithic Power Amplifier," *Proceeding of the European Microwave Integrated Circuits Conference*, pp. 548-551, Oct 2014.
- [29] M. van Heijningen *et al.*, "Ka-Band AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT High Power and Driver Amplifier MMICs," *European Gallium Arsenide and Other Semiconductor Application Symposium*, Oct 2005.
- [30] A. M. Darwish, K. Boutros, B. Luo, B. D. Huebschman, E. Viveiros, and H. A. Hung, "AlGa<sub>N</sub>/Ga<sub>N</sub> \$Ka\$-Band 5-W MMIC Amplifier," *IEEE Transactions on Microwave Theory and Techniques*, vol. 54, no. 12, pp. 4456-4463, Dec 2006.
- [31] A. M. Darwish, K. Boutros, B. Luo, B. Huebschman, E. Viveiros, and H. A. Hung, "4-Watt Ka-Band AlGa<sub>N</sub>\_Ga<sub>N</sub> Power Amplifier MMIC," *IEEE MTT-S International Microwave Symposium Digest*,

- pp. 730-733, Jun 2006.
- [32] S. Nayak *et al.*, "0.15 $\mu$ m GaN MMIC Manufacturing Technology for 2-50 GHz Power Applications," *CS MANTECH*, pp. 43-46, May 2015.
  - [33] S. Chen, S. Nayak, C. Campbell, and E. Reese, "High Efficiency 5W/10W 32 - 38GHz Power Amplifier MMICs Utilizing Advanced 0.15 $\mu$ m GaN HEMT Technology," *IEEE Compound Semiconductor Integrated Circuit Symposium*, Oct 2016.
  - [34] P. Blount, S. Huettner, and B. Cannon, "A High Efficiency, Ka-Band Pulsed Gallium Nitride Pwer Amplifier for Radar Applications," *IEEE Compound Semiconductor Integrated Circuit Symposium*, Oct 2016.
  - [35] C. Friesicke, P. Feuerschutz, R. Quay, O. Ambacher, and A. F. Jacob, "A 40dBm AlGaIn/GaN HEMT Power Amplifier MMIC for SatCom Applications at K-Band," *IEEE MTT-S International Microwave Symposium Digest*, May 2016.
  - [36] C. Campbell, S. Nayak, M. Y. Kao, and S. Chen, "Design and Performance of 16-40GHz GaN Distributed Power Amplifier MMICs Utilizing an Advanced 0.15 $\mu$ m GaN Process," *IEEE MTT-S International Microwave Symposium Digest*, May 2016.
  - [37] X. Yu, H. Tao, and W. Hong, "A Ka Band 15W Power Amplifier MMIC Based on GaN HEMT Technology," *IEEE International Workshop on Electromagnetics: Applications and Student Innovation Competition*, May 2016.
  - [38] J. Cheron, M. Campovecchio, R. Quere, D. Schwantuschke, R. Quay, and O. Ambacher, "High-gain Over 30% PAE Power Amplifier MMICs in 100 nm GaN Technology at Ka-Band Frequencies," *Proceeding of the European Microwave Integrated Circuits Conference*, pp. 262-264, Sep 2015.
  - [39] K. Kong, M. Y. Kao, and S. Nayak, "Miniaturization of Ka-band High Power Amplifier by 0.15  $\mu$ m GaN MMIC Technology," *IEEE Compound Semiconductor Integrated Circuit Symposium* Oct 2015.
  - [40] C. Friesicke, R. Quay, B. Rohrdantz, and A. F. Jacob, "A Linear 4W Power Amplifier at K-Band Using 250nm AlGaIn/GaN HEMTs," *Proceeding of the European Microwave Integrated Circuits Conference*, pp. 157-160, Oct 2013.
  - [41] J. Cheron, M. Campovecchio, R. Quere, D. Schwantuschke, R. Quay, and O. Ambacher, "High-Efficiency Power Amplifier MMICs in 100

- nm GaB Technology at Ka-Band frequencies," *Proceeding of the European Microwave Integrated Circuits Conference*, vol. 1463-1466, Oct 2013.
- [42] C. Friesicke, J. Kuhn, P. Bruckner, R. Quay, and A. F. Jacob, "An Efficient AlGaIn/GaN HEMT Power Amplifier MMIC at K-Band," *Proceeding of the European Microwave Integrated Circuits Conference*, pp. 131-134, Oct 2012.
- [43] C. Campbell, K. Tran, M. Y. Kao, and S. Nayak, "A K-Band 5W Doherty Amplifier MMIC Utilizing 0.15 $\mu$ m GaN on SiC HEMT Technology," *IEEE Compound Semiconductor Integrated Circuit Symposium*, Oct 2012.
- [44] K. Boutros, B. Luo, T. Ma, G. Nagy, and J. Hacker, "5W GaN MMIC for Millimeter-Wave Applications," *IEEE Compound Semiconductor Integrated Circuit Symposium*, Nov 2006.
- [45] M. van Heijningen, F. E. van Vliet, R. Quay, F. van Raay, and M. Seelmann-Eggebert, "Design and Analysis of a 34 dBm Ka-Band GaN High Power Amplifier MMIC," *Proceeding of the European Microwave Integrated Circuits Conference*, pp. 75-78, Sep 2006.
- [46] S. Huang *et al.*, "High-fMAX High Johnson's Figure-of-Merit 0.2- $\mu$ m Gate AlGaIn/GaN HEMTs on Silicon Substrate With AlN/SiNx Passivation," *IEEE Electron Device Letters*, vol. 35, no. 3, pp. 315-317, Mar 2014.
- [47] G. Meneghesso *et al.*, "First Reliability Demonstration of Sub-200-nm AlN/GaN-on-Silicon Double-Heterostructure HEMTs for Ka-Band Applications," *IEEE Transactions on Device and Materials Reliability*, vol. 13, no. 4, pp. 480-488, Dec 2013.
- [48] N. J. Koliass, "Recent Advances in GaN MMIC Technology," *IEEE Custom Integrated Circuits Conference*, Sep 2015.
- [49] M. Dammann *et al.*, "Reliability Status of GaN Transistors and MMICs in Europe," *IEEE International Reliability Physics Symposium*, pp. 129-133, May 2010.
- [50] E. Limiti, S. Colangeli, A. Bentini, and A. Nanni, "Characterization and Modeling of Low-Cost, High-Performance GaN-Si Technology," *International Conference on Microwave , Radar and Wireless Communications*, pp. 599-604, May 2012.
- [51] L. Shih-Chien, C. Bo-Yuan, L. Yueh-Chin, H. Ting-En, W. Huan-

Chung, and E. Y. Chang, "GaN MIS-HEMTs With Nitrogen Passivation for Power Device Applications," *IEEE Electron Device Letters*, vol. 35, no. 10, pp. 1001-1003, Oct 2014.

# Chapter 6. Conclusions and Future Works

## 6.1 Conclusions

This work has focused on the process technologies of GaN RF FETs (field-effect transistor) which have the superior properties for the high-frequency and high-power applications. Especially, the characteristics of GaN-on-Si were researched with the fundamental values on cost and compatibility of the semiconductor device. The goal of this work was the fabrication of GaN MMIC PA using the conventional AlGaN/GaN heterostructure on Si substrate applicable on mmw with the comparable characteristics with GaN-on-SiC which is the main area of GaN RF devices.

Initially, we optimized each detail of ohmic contact, device isolation, surface passivation, the gate structure and metal stack to apply at Ka-band PA. The low resistance of ohmic contact was achieved with Si or Ge shallow doping under the Ti/Al-based ohmic metal. The device isolation was performed with two different methods, the mesa etching, and ion implantation. We made an effort to realize the low surface leakage current by etching with low plasma power additionally about 30 nm after the high plasma power was used. Ion implantation process brought the planar structure of the device which was better for RF loss through the buffer and substrate, also the sidewall effect on 2DEG channel could be removed. The passivation process was optimized in terms of parasitic component and reliability related to the

gate structure. The employed gate structure had the minimized length of field-plate to the drain side to satisfy both the low parasitic capacitance and low peak electric field at the gate edge, and the decided thickness of the passivation layer was 60 nm. The gate metal (Ni/Mo/Au) was considered to avoid thermal degradation which has the impacts on electrical characteristics such as the change of Schottky properties and gate resistance during operation with high power or thermal annealing.

Further investigation for the increase of output power of GaN-on-Si device and MMIC PA started with the evaluation of AlGaIn/GaN epitaxial layer. We used the wafers with C-doped GaN buffer to compare with un-doped buffer. There were the advantages and disadvantages of the buffer doping as well known, but we decided to use the wafer with un-doped buffer for this work because of poor gate modulation for the wafers with C-doped buffers resulted in the lower gain. The reason why they exhibited such properties was diffusion of carbon into the GaN channel layer, and it was derived from PL and SIMS analysis. To mitigate the electric field at the gate edge, we utilized high-k dielectric for the passivation layer and gate insulator. This approach made possible to have the higher operating voltage and higher maximum drain current when the device and PA were operating by improvement of current collapse and breakdown voltage. The final AlGaIn/GaN-on-Si recessed dual MIS-HEMT was successfully fabricated with ion implantation and SiN<sub>x</sub>/HfON dual layer as the gate insulator. Also, the MIS structure was realized after the optimization of recess etched depth and curing process for interface damage.

With the development of passive devices for the MMIC, 2-stage common source PA was designed and fabricated on the basis of modeling of each device. The fabricated MMIC consists of the AlGaIn/GaN-on-Si recessed dual MIS-HEMT of  $4 \times 50 \mu\text{m}$  and  $8 \times 50 \mu\text{m}$ . The output power

with the drain voltage of 20 V at 26.5 GHz was 28.97 dBm with PAE of 14.2 %. One process technique to obtain the higher gain of MMIC was applied with Y-gate structure, and the output power of 29.47 dBm with PAE of 16 % was achieved without employing the backside process or packaging for heat dissipation. This result indicated the GaN-on-Si technology can demonstrate a watt-level PA at mmw applications. Indeed, the higher output power could be achieved by designing PA with the larger device at the output stage, and our result was in line with the GaN-on-SiC technology. The suitable thermal packaging might bring much more stable and higher output characteristics of this work.

## 6.2 Future Works

Because the MIS structure has a lot of issues in terms of reliability with the interface and bulk trap densities, the further investigation on MIS structure is required to achieve more stable long-term characteristics of Schottky-level. A simple study with the change of the thickness of interfacial SiN<sub>x</sub> layer for gate insulator can be one approach to reduce the effect of high-k dielectric. The thicker SiN<sub>x</sub> layer can screen the electron to transport into the bulk trap in the high-k dielectric. However, the following effect of SiN<sub>x</sub> on V<sub>th</sub> must be also considered at short channel device.

Another factor that induces poor reliability at MIS structure is remained surface damage generated by recess etching process or deposition of gate insulator even though we have cured the damage by post-deposition annealing. Thus, the possible direction of RF MIS HEMT technology is suggested with a thin barrier layer and in-situ passivation process right after the growth of epitaxial layer. The thin barrier layer will be able to realize the high aspect ratio successfully without recess etching, and the thin in-situ passivation layer can be a good interfacial layer before employing high-k dielectric and can prevent surface contamination. Also, there are some considerations when the device is fabricating by this approach such as the higher Al mole fraction of AlGaN barrier layer to maintain the high density of 2DEG channel and the formation of gate structure without gate field-plate.

To conclude, the aim of GaN-on-Si technology is a substitution for GaN-on-SiC with the comparable performance which is the cost-effective way to grow up an area of GaN devices, and our research can advance the possibility of actualization.

# 초 록

무선 및 위성 통신, 군용 전자 장비에서 전력 증폭기의 중요성이 커지면서 주파수 대역폭의 사용량 증가에 따라 더욱 높은 주파수에서 동작하는 마이크로파 트랜지스터 및 MMIC (monolithic microwave integrated circuits) 기술이 요구되고 있다. 현재 주가 되고 있는 Si, GaAs, InP 등은 물질 한계로 인해 이러한 요구에 맞는 고출력 증폭기를 구현하지 못할 것으로 보고, 높은 밴드갭 특성과 전자 포화 속도 특성을 갖는 GaN 기반의 물질들이 지난 십 수년간 크게 발전해왔다. 특히 GaN-on-Si 기술은 큰 사이즈의 웨이퍼를 저가격에 제작할 수 있어 RF 분야에서 관심을 받고 있다.

본 논문에서는 먼저 오믹 접합, isolation, 패시베이션, 그리고 게이트 등과 같이 GaN 밀리미터파 소자의 전반적인 주요 공정 기술을 소개한다. 패시베이션 공정에서는 게이트 끝의 전기장 분산 효과와 고주파 기생 성분 증가 사이의 최적화를 통해 절연막 두께를 정하게 된다. 또한 기생 캐패시턴스 성분을 최소화 하기 위해 게이트 전계판의 길이는 전기장 분산 효과가 나타나는 범위 내에서 최소화시킨다. 밀리미터파 소자의 게이트 전극 금속층은 Au의 확산을 막기 위해 Ni과 Au 사이에 Mo층을 삽입하여 열적 안정성을 높였다.

본 연구의 최종 목표는 Si 기판 위의 AlGaN/GaN 이중접합구조를 이용하여 위의 전반적인 공정들을 바탕으로 GaN 에피 구조 연구, 고유전율 절연막 적용, 리세스 MIS (metal-insulator-semiconductor) 구조 적용을 통해 Ka-band GaN HEMT 소자와 MMIC 전력 증폭기의 출력 전력을 향상시키는 것이다. 도핑 되지 않은 GaN 버퍼층을 적용한 AlGaN/GaN 이중접합구조가 소신호 특성과 18 GHz 로드풀 측정에서

더 나은 특성을 보였고, 밀리미터파 연구에 적합하다고 판단되었다. 고유전율 절연막을 사용한 MIS 구조는 낮은 게이트 누설 전류와 낮은 전류 감쇄 현상을 동시에 구현할 수 있어 기존의 Schottky 게이트 구조에 비해 높은 출력 전력을 얻을 수 있었다.

NiCr TFR (thin film resistor), MIM (metal-insulator-metal) capacitor, 그리고 CPW (coplanar waveguide) 전송선을 포함한 수동 소자 공정을 최적화 후 능동 소자와 집적화하여 26.5 ~ 27 GHz GaN MMIC 전력 증폭기를 제작하였다. 제안된 최종적인 소자의 공정은 얇은  $\text{SiN}_x$  계면층을 이용한 이중 MIS 구조, 이온 임플란트 isolation 공정, 그리고 낮은 게이트 저항과 기생 캐패시턴스를 가지는 전계관 구조의 Y-게이트 구조가 적용되었고, 기존의 Schottky 게이트 소자와 비교하여 더 높은 동작 전압과 중심 주파수에서도 높은 출력 전력을 나타내었다. 본 연구 결과는 GaN-on-Si 기술이 밀리미터파 대역에서 와트 단위의 출력 전력을 얻을 수 있는 가능성을 앞면 공정의 개선 만을 통해서 보였다. 향후 열 특성 향상을 위한 패키징과 고출력, 고효율을 위한 설계 기술을 접목시킨다면 더욱 우수한 특성의 GaN-on-Si MMIC 전력 증폭기의 구현이 가능할 것이다.

**주요어** : AlGaIn/GaN HEMTs, GaN 에피층, 게이트 구조, 패시베이션, 고유전율 절연막, 금속-절연막-반도체 (MIS), Ka-band, 출력 전력, 전력 증폭기 (PA), 고주파 단일 집적 회로 (MMIC)

**학 번** : 2014-30307

# Research Achievements

## -Journals

- [1] **D.-H. Kim**, S.-K. Eom, M.-J. Kang, J.-S. Jeong, K.-S. Seo, and H.-Y. Cha, "V-band monolithic microwave integrated circuit with continuous wave output power of >23.5 dBm using conventional AlGaIn/GaN-on-Si structure," *Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena*, vol. 34, no. 4, Jul/Aug 2016.
- [2] **D. H. Kim**, J. S. Jeong, S. K. Eom, K. S. S. J. G. Lee, and H. Y. Cha, "Electrical Degradation on DC and RF Characteristics of Short Channel AlGaIn/GaN-on-Si HEMT with Highly Doped Carbon Buffer," *Journal of the Korean Physical Society*, vol. 71, no. 10, pp. 711-716, Nov 2017.
- [3] **D.-H. Kim**, S.-K. Eom, J.-S. Jeong, J.-G. Lee, K.-S. Seo, and H.-Y. Cha, "Thermal stability and small-signal characteristics of AlGaIn/GaN HEMTs with gate insertion metal layer for millimeter-wave applications," *Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena*, vol. 35, no. 6, Nov/Dec 2017.
- [4] N.-H. Lee *et al.*, "Effects of various surface treatments on gate leakage, subthreshold slope, and current collapse in AlGaIn/GaN high-electron-mobility transistors," *Japanese Journal of Applied Physics*, vol. 53, no. 4S, Mar 2014.
- [5] M.-S. Lee, **D. H. Kim**, S. K. Eom, H.-Y. Cha, and K.-S. Seo, "A Compact 30-W AlGaIn/GaN HEMTs on Silicon Substrate With Output Power Density of 8.1 W/mm at 8 GHz," *IEEE Electron Device Letters*, vol. 35, no. 10, pp. 995-997, Aug 2014.
- [6] J.-G. Lee, H.-S. Kim, **D.-H. Kim**, S.-W. Han, K.-S. Seo, and H.-Y. Cha, "Au-free AlGaIn/GaN heterostructure field-effect transistor with recessed overhang ohmic contacts using a Ti/Al bilayer," *Semiconductor Science and Technology*, vol. 30, no. 8, Jun 2015.
- [7] S.-H. Roh *et al.*, "Normally-off AlGaIn/GaN-on-Si metal-insulator-

semiconductor heterojunction field-effect transistor with nitrogen-incorporated silicon oxide gate insulator," *Journal of the Korean Physical Society*, vol. 71, no. 4, pp. 185-190, Aug 2017.

- [8] J.-G. Lee *et al.*, "Improved interface characteristics of Mo/SiO<sub>2</sub>/4H-SiC metal-oxide-semiconductor with post-metallization annealing," *Journal of the Korean Physical Society*, vol. 72, no. 1, pp. 166-170, Jan 2018.

## -International Conferences

- [1] **D. H. Kim**, J. H. Kim, S. K. Eom, M. S. Lee, and K. S. Seo, "77 GHz Power Amplifier MMIC using 0.1  $\mu\text{m}$  Double-Deck Shaped (DDS) field-plate gate AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Si Substrate," *CS MANTECH*, pp. 241-244, May 2014.
- [2] **D. H. Kim**, S. K. Eom, S. G. Han, H. Y. Cha, and K. S. Seo, "Suppression of Current Collapse Effect by Optimizing 0.12  $\mu\text{m}$  Gate Structure of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Si-substrate for Microwave Power Applications," *International Conference on Solid State Devices and Materials*, pp. 150-151, Sep 2013.
- [3] **D. H. Kim**, M. J. Kang, S. K. Eom, H. Y. Cha, and K. S. Seo, "Low Current Collapsed AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT-on-Si Substrate with Si<sub>3</sub>N<sub>4</sub>/HfO<sub>2</sub> dual passivation layer," *International Conference on Solid State Devices and Materials*, Sep 2015.
- [4] **D. H. Kim**, S. K. Eom, H. Y. Cha, and K. S. Seo, "Effects of Gate Recess Depth on 0.15  $\mu\text{m}$  AlGa<sub>N</sub>/Ga<sub>N</sub> Normally-on MIS-HEMT on Si Substrate," *Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices*, Jul 2015.
- [5] **D. H. Kim**, J. S. Jeong, H. Y. Cha, and K. S. Seo, "Fabrication of 0.15  $\mu\text{m}$  Recessed AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMTs on Si Substrate," *URSI Asia-Pacific Radio Science Conference*, Aug 2016.
- [6] **D. H. Kim**, J. S. Jeong, H. Y. Cha, and K. S. Seo, "Investigation of carbon-doped buffer effects on microwave performance of AlGa<sub>N</sub>/Ga<sub>N</sub>-on-Si HEMT," *Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices*, Jul 2017.

- [7] S. G. Han, Y. H. Oh, M. S. Lee, **D. H. Kim**, and K. S. Seo, "Influence of in situ N<sub>2</sub> Plasma Pretreatment on the SiN Prepassivation of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT," *International Conference on Solid State Devices and Materials*, pp. 212-213, Sep 2012.
- [8] N. H. Lee, N. C. Jeon, **D. H. Kim**, M. S. Kim, S. H. Choi, and K. S. Seo, "Effect of SF<sub>6</sub> Plasma Treatment on Gate Leakage and Subthreshold Characteristics of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *International Conference on Solid State Devices and Materials*, pp. 156-157, Sep 2013.
- [9] J. H. Kim, H. J. Park, **D. H. Kim**, M. S. Lee, K. S. Seo, and Y. W. Kwon, "RF Parametric Study on AlGa<sub>N</sub>/Ga<sub>N</sub> HE<sub>T</sub>s on Si-substrate for Millimeter-Wave PA," *Asia-Pacific Microwave Conference Proceedings*, pp. 775-777, Nov 2013.
- [10] M. S. Kim, **D. H. Kim**, S. K. Eom, and K. S. Seo, "Improvement of interface quality in SiN<sub>x</sub>/InGaAs MISFET using two-step deposition method," *European Workshop on Heterostructure Technology*, Oct 2014.
- [11] S. K. Eom, R. S. Ki, **D. H. Kim**, H. Y. Cha, and K. S. Seo, "Improved interface of HfO<sub>2</sub>/InGaAs MOS by employing thin SiN<sub>x</sub> interfacial layer using plasma enhanced atomic layer deposition," *International Conference on Solid State Devices and Materials*, pp. 14-15, Sep 2015.
- [12] M. S. Lee, **D. H. Kim**, I. H. Hwang, H. Y. Cha, and K. S. Seo, "Influence of post-metallization annealing on threshold voltage characteristics of normally-off recessed AlGa<sub>N</sub>/GAN-on-Si HEMTs with SiN<sub>x</sub> gate dielectric," *International Conference on Nitride Semiconductors*, Aug 2015.
- [13] S. K. Eom *et al.*, "Improvement of Interface Characteristics in HfO<sub>2</sub>/InGaAs MOS Devices by Employing In-situ Nitrogen Plasma Treatment within ALD Cycles," *Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices*, Jul 2017.

## -Domestic Conferences

- [1] **D. H. Kim**, S. K. Eom, H. Y. Cha, and K. S. Seo, "Improvement of Thermal Reliability for GaN Microwave Device Using Molybdenum Insertion Gate Metal," *Korean Conference on Semiconductors*, Feb 2017.
- [2] **D. H. Kim**, H. J. Ryu, M. S. Lee, H. Y. Cha, and K. S. Seo, "The effect of SiN<sub>x</sub> etch-back process on AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *Korea Society of Optoelectronics*, Nov 2012.
- [3] M. S. Lee, **D. H. Kim**, S. K. Eom, and K. S. Seo, "Improved current collapse phenomenon in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on Si substrate by using SiN<sub>x</sub> re-deposition process," *Korean Conference on Semiconductors*, Feb 2014.
- [4] M. S. Lee, **D. H. Kim**, H. Y. Cha, and K. S. Seo, "Effect of thermal treatment on leakage current in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs," *Korean Conference on Semiconductors*, Feb 2013.
- [5] I. H. Hwang, **D. H. Kim**, and K. S. Seo, "Investigation of damage on 2DEG for normally-on gate recessed AlGa<sub>N</sub>/GAN MIS-HEMT," *Korea Society of Optoelectronics*, Nov 2014.
- [6] I. H. Hwang, **D. H. Kim**, and K. S. Seo, "Improvement of transconductance by damage curing on AlGa<sub>N</sub>/Ga<sub>N</sub> normally-on MIS-HEMT for RF application," *Korean Conference on Semiconductors*, Feb 2015.
- [7] J. S. Jeong, **D. H. Kim**, and K. S. Seo, "Suppression of current collapse by AlON gate insulator on AlGa<sub>N</sub>/Ga<sub>N</sub> recessed MIS-HEMTs for RF application," *Korean Conference on Semiconductors*, Feb 2017.

## -Domestic Patents

- [1] **Dong-Hwan Kim**, Kwang-Seok Seo, "실리콘기반 AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT 소자의 더블텍 오버행 게이트 형성방법", 10-2015-0026312 (Application), Feb 2015.