# High-Speed Signal Switching with a Monolithic Integrated p-i-n/Amp/ Switch on Indium Phosphide 

C. W. Seabury, R. B. Bylsma, G. P. Vella-Coleiro, S. J. Kim, P. S. Davisson, C. M. L. Yee, J. Eng, D. Deblis, J. Jeong, and Y. K. Jhee


#### Abstract

Operation of an optoelectronic integrated circuit which includes two $p-i-n s$, preamplifiers, $2 \times 2$ crosspoint $s w i t c h$, and output buffers has been demonstrated. These circuits have been fabricated in semi-insulating InP:Fe substrates by vapor phase epitaxy and ion implantation using a planar horizontally integrated technology. Signals modulated at 150 MHz are shown to be switched at 15 MHz , with the circuits capable of detecting and passing data modulated at $\sim 1 \mathbf{G H z}$.


## Introduction

MODERN optical communication systems, in order to make full use of available bandwidth, multiplex information from many sources onto a single fiber. High-speed signals must then be switched for routing to and from their various original sources and final destinations. Switching rates may vary, from the duration of the connection, to a bit wise interleave. Monolithic integration of multiple network functions becomes a desirable goal as bit rates exceed $1 \mathrm{~Gb} / \mathrm{s}$ or system complexity requires many simple optical and electrical operations be performed on data streams [1]. To address these applications we have monolithically integrated two InGaAs p-i-n photodetectors, JFET preamplifiers, a $2 \times 2$ crosspoint switch and output buffers on an InP substrate. This device allows an optical data stream to be detected, converted to an electrical data stream, amplified and dynamically directed to one of two buffered outputs capable of driving a $50 \Omega$ load. InP is a desirable material system for high speed OEIC's because of its superior saturated electron velocity relative to Si and GaAs , and also its position as the material of choice for long wavelength photonic devices. Previous front end OEIC receivers based in InP typically are comprised of detectors with amplifiers [2]. We have developed a circuit which includes other functional elements capable of being connected to additional high-speed circuitry.

## Design

Fig. 1 shows a schematic of the circuit. Each input channel consists of a single InGaAs p-i-n diode biased in series with a

Manuscript received September 25, 1990; revised November 16, 1990.
C. W. Seabury was with AT\&T Bell Laboratories, Murray Hill, NJ 07974. He is now with Rockwell International Science Center, Thousand Oaks, CA, 91358.
R. B. Bylsma, G. P. Vella-Coleiro, P. S. Davisson, C. M. L. Yee, J. Eng, and J. Jeong are with AT\&T Bell Laboratories, Murray Hill, NJ 07974.
S. J. Kim was with AT\&T Bell Laboratories, Murray Hill, NJ 07974. He is now with the Department of Electrical Engineering, Seoul National University, Seoul, Korea.
D. Deblis was with AT\&T Bell Laboratories, Murray Hill, NJ 07974. He is now with Inrad, Inc. Northvale, NJ.
Y. K. Jhee was with AT\&T Bell Laboratories, Murray Hill, NJ 07974. He is now with the Korean Institute of Technology, Korea. IEEE Log Number 9042468.


Fig. 1. Schematic of p -i-n/AMP/ $2 \times 2$ crosspoint switch-buffer circuit.
$200 \Omega$ load resistor and connected to a single-stage FET amplifier inverter. In order to optimize voltage gain, the preamplifier uses a matched pair of JFET's, one of which has the gate shorted to the source so as to act as an active load. The preamplifier output has a nominal output voltage of $V_{d d} / 2$. Allowing for the capacitance of the p-i-n and FET gate junctions this input stage has an $R C$ limit of approximately 5 GHz .

The output of each preamplifier is split into two alternate signal paths to output one and output two. Each path includes a series shunt switch [3]. This is a three-transistor cell made up of a series pass transistor to switch the signal transmission, a shunt transistor to reduce any capacitively coupled signal, and a second series pass transistor to prevent the shunt from loading the output. All three transistors are biased in the linear regime and act as variable impedances. With the shunt bias ( $V_{\text {Bias }}$ ) set at $\mathrm{V}_{\mathrm{dd}} / 2$, nominal values for the control voltage ( $V_{c}$ ) and its complement ( $V_{c}^{\prime}$ ) are $\mathrm{V}_{\mathrm{dd}} / 2$ and $0 \mathrm{~V} / \mathrm{s}$, respectively. These values put the switch in the through state (input one goes to output one and input two goes to output two). In the crossed state (input one to output two and input two to output one) $V_{c}=0, V_{c}^{\prime}=V_{\mathrm{dd}} / 2$.
The output buffer consists of a single transistor source follower with a $50 \Omega$ load. This is designed to have unity gain and give a nominal output voltage of $\mathrm{V}_{\mathrm{dd}} / 2$ into a $50 \Omega$ load.

## Fabrication

To minimize parasitic capacitance and allow for effective device isolation, the entire circuit is fabricated on a semi-insulating InP:Fe substrate. A cross section of the integrated p-i-n/FET structure is shown in Fig. 2. The p-i-ns are grown in recessed


Fig. 2. Crossection of integrated p -i-n and FET structure. This illustrates both the $\mathrm{p}-\mathrm{i}-\mathrm{n}$ and FET technologies used.
wells using chloride vapor phase epitaxy. Epitaxial material outside the wells is subsequently removed and the wafer is planarized using reactive ion etching. The p-i-n structure includes a $1.5 \mu \mathrm{~m}$ multistep InP buffer including a heavily doped $\mathrm{n}^{+}$layer to facilitate $n$-side contacting, a $3 \mu \mathrm{~m}$ undoped InGaAs absorbing layer and a $0.5 \mu \mathrm{~m}$ undoped InP cap. A $75 \mu \mathrm{~m}$ diameter $p-n$ junction is formed by zinc diffuision through the InP cap. Both $p$ and $n$ contacts are made to the top side of the wafer using $\mathrm{Au}-\mathrm{Zn}$ and $\mathrm{Au}-\mathrm{Ge}$ alloys, respectively.
FET's are formed directly on the semi-insulating substrate using nonself-aligned, patterned ion implantation [4]-[6]. Source and drain regions are Si implants of $3 \times 10^{13} \mathrm{~cm}^{-2}$ at 220 keV . Gates are formed using $6 \times 10^{13} \mathrm{~cm}^{-2} \mathrm{Be}$ implanted at 80 keV , with an As coimplant at approximately the same depth. Because of their different functions, the amplifier/buffer FET's and the switch FET's receive different chainel implants. The amplifier FET's are optimized for high transconductance and receive a high Si dose for the channel, $220 \mathrm{keV}, 8 \times 10^{12}$. The switch FET's require a low pinchoff voltage and therefore the implant dose is lowered to $6 \times 10^{12} \mathrm{~cm}^{-2}$. Implants are activated with a dielectric cap using a rapid thermal anneal cycle of $850^{\circ} \mathrm{C}$ for 30 s . Resulting sheet resistances for the amplifier and switch channels are typically 500 and $700 \Omega / \mathrm{sq}$, respectively. The integrated input and output load resistors are also formed by ion implantation.
The preamplifier FET's switch FET's, and buffer FET's have gate widths of 200,100 , and $400 \mu \mathrm{~m}$, respectively. The input capacitance of the receivers and switches, including the p-i-n is still less than 2 pF which gives an $R C$ limited bandwidth above 2 GHz . The output buffers are capable of driving a $50 \Omega$ load as required for connecting to additional conventional high speed circuitry.

## Results

DC parametric component measurements were made on discrete devices processed on the same wafer as the actual circuits. Fig. 3 shows the characteristics of the amplifier-like and switchlike test FET's. Amplifier FET's have a transconductance ( $g_{m}$ ) of 60 to $80 \mathrm{~ms} / \mathrm{mm}$ at a source to drain saturation current ( $I_{\mathrm{dss}}$ ) of $190 \mathrm{~mA} / \mathrm{mm}$ and have a cutoff frequency $\left(f_{T}\right)$ of approximately 7 GHz . The switch transistors have a $g_{m}$ of $35 \mathrm{~ms} / \mathrm{mm}$ for an $I_{\text {dss }}$ of $65 \mathrm{~mA} / \mathrm{mm}$ with a $f_{T}$ of 5 GHz . More importantly, the switch FET's had a source-drain impedance of $200 \Omega$ in the on state and $>100 \mathrm{~K} \Omega$ with the channel pinched off.
The preamplifiers have de differential gains of as high as $\approx 10$ for bias voltages (Vdd) between +5 and +10 V . However


Fig. 3. Electronic characteristics of FET's used for switch and amplifier functions. The difference in saturation current is a result of different channel implants, chosen to optimize the different functional elements of the circuit


Fig. 4. Demonstration of the circuit switching capability. The output at channel 1 is shown while the signal from an optical input to $p-i-n 1$ is switched between channels 1 and 2 .
voltage attenuation through the switch and buffer gives a net small signal gain of $\approx 4.5$. The switching on-off ratio and crosstalk rejection was better than -20 dB ising electrical probing of the inputs.
High-speed optical measurements were made on chips mounted in a high-speed test package. Bypass capacitors internal to the package were used to stabilize all dc lines. The optical input was a $1.3 \mu \mathrm{~m}$ AT\&T Astrotek laser. Light from the single mode pigtail was focussed to a $50 \mu \mathrm{~m}$ diameter spot on the p-i-n. $50 \Omega$ termination was not used for the control voltages $V_{c}$ and $V_{c}^{\prime}$.
Fig. 4 shows the switched output of channel 1 with a 150 MHz digital optical input to p-i-n 1 . For a modulated light input of -20 dBm , the output is inverted with an amplitude of $\approx 8$ mV with only slight distortion. The control voltages are switched at 15 MHz . For higher speed optical signals, the output becomes somewhat attenuated with a 3 dB roll-off by 1 GHz . The switching transition time is approximately 5 ns . For optical signals faster than 150 MHz there is some clipping of the first pulse after switching. At higher switching speeds, there is additional distortion and resonant-like behavior. This may be partly due to the lack of proper termination of the control voltage lines. Fifty $\Omega$ terminating resistors could easily be incorporated into the design of these circuits. In addition, onboard bypass capacitors for the dc bias and ground lines would be expected to improve the stability of these voltages under high speed operation.

## Conclusion

In conclusion we have demonstrated monolithic integration of a two-channel optical receiver with an electronic crosspoint switch. The circuits showed relatively high speed switching of
high-speed signals. Photodetectors, resistors, and two functionally different transistor designs were processed on a single semi-insulating substrate. This level of integration, 24 optical and electrical components, represents, to best of our knowledge, the highest level of integration in $\operatorname{InP}$ reported in the literature to date. Thus, ion-implanted InP JFET's appear to be a technology which can be engineered to produce devices optimized for specific applications. We expect that such functional elements and circuits can become building blocks for more complex switching systems.

## References

[1] S. R. Forrest, "Monolithic optoelectronic integration: A new component technology for light wave communications," IEEE Trans. Elec. Dev., vol. ED-32, pp. 2640-2655, Dec. 1985.
[2] S. J. Kim, G. Guth, G. P. Vella-Coleiro, C. W. Seabury, W. A. Sponsler, and R. B. Rhodes, "Monolithic integration of InGaAs p-i-n photodetector with fully ion implanted InP JFET amplifier," Electron. Device Lett., vol. 9, Sept. 1988.
[3] R. S. Pengelly, A. Ezzeddine, and B. Maoz, "GaAs switch modules for high performance applications," RF Design, pp. 19-24, June 1988.
[4] S. J. Kim, K. W. Wang, G. Vella-Coleiro, J. Lutze, Y. Ota, and G. Guth, "A low power high speed ion-implanted JFET for InP based monolithic optoelectronic IC's," IEEE Electron. Dev. Lett., vol. EDL-8, p. 518, Nov. 1987.
[5] J. B. Boos, H. B. Dietrich, T. H. Weng, K. J. Sleger, S. C. Binari, and R. L. Henry, "Fully ion implanted InP junction FET's,' IEEE Electron. Dev. Lett., vol. EDL-3, pp. 256-258, Sept. 1982.
[6] J. B. Boos, S. C. Binari, G. Kelner, P. E. Thompson, T. H. Weng, N. A. Papanicolaou, and R. L. Henry, IEEE Electron. Dev. Lett., vol. EDL-5, pp. 273-276, July 1984.

