Publications

Detailed Information

Hardware Implementation of Min-Sum Decoder for Quasi-Cyclic Low-Density Parity Check (QC-LDPC) Codes : QC-LDPC 부호를 위한 Min-Sum 복호기의 구현

Cited 0 time in Web of Science Cited 0 time in Scopus
Authors

Otgontsetseg Sukhbaatar

Advisor
성원용
Issue Date
2009
Publisher
서울대학교 대학원
Keywords
Low-density parity check (LDPC) codesmin-sum (MS) algorithmquasi-cyclic (QC) codes
Description
Thesis(masters) --서울대학교 대학원 :전기. 컴퓨터공학부,2009.8.
Language
English
URI
http://dcollection.snu.ac.kr:80/jsp/common/DcLoOrgPer.jsp?sItemId=000000038742

https://hdl.handle.net/10371/44677
Files in This Item:
There are no files associated with this item.
Appears in Collections:

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share