Publications
Detailed Information
지연시간 편차를 고려한 클락 버퍼 위상 지정 기법 : Clock Buffer Polarity Assignment Considering the Effect of Delay Variations
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.advisor | 김태환 | - |
| dc.contributor.author | 강민석 | - |
| dc.date.accessioned | 2010-05-10T09:57:25Z | - |
| dc.date.available | 2010-05-10T09:57:25Z | - |
| dc.date.copyright | 2010 | - |
| dc.date.issued | 2010 | - |
| dc.identifier.uri | http://dcollection.snu.ac.kr:80/jsp/common/DcLoOrgPer.jsp?sItemId=000000033417 | kog |
| dc.identifier.uri | https://hdl.handle.net/10371/65223 | - |
| dc.description | 학위논문(석사) --서울대학교 대학원 :전기. 컴퓨터공학부,2010.2. | ko |
| dc.format.extent | iv, 28 장 | ko |
| dc.language.iso | ko | ko |
| dc.publisher | 서울대학교 대학원 | ko |
| dc.subject | 클락 트리 | ko |
| dc.subject | clock tree | ko |
| dc.subject | 시간 편차 | ko |
| dc.subject | timing variation | ko |
| dc.subject | 전원 노이즈 | ko |
| dc.subject | power | ko |
| dc.subject | 회로 최적화 | ko |
| dc.subject | ground noise | ko |
| dc.subject | optimization circuits | ko |
| dc.title | 지연시간 편차를 고려한 클락 버퍼 위상 지정 기법 | ko |
| dc.title.alternative | Clock Buffer Polarity Assignment Considering the Effect of Delay Variations | ko |
| dc.type | Thesis | - |
| dc.contributor.department | 전기. 컴퓨터공학부 | - |
| dc.description.degree | Master | ko |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.