S-Space College of Engineering/Engineering Practice School (공과대학/대학원) Dept. of Electrical and Computer Engineering (전기·정보공학부) Journal Papers (저널논문_전기·정보공학부)
High-resolution time-to-digital converter utilising fractional difference conversion scheme
- Xing, Nan; Shin, W.-Y.; Jeong, K.-K.; Kim, Suhwan
- Issue Date
- Electronics Letters- IEE (2010),46(6):398
- A high-resolution process, voltage and temperature (PVT)-insensitive
time-to-digital converter (TDC) is presented, based on a Vernier
delay-line, in which the propagation delays in the upper and lower
buffer chains are stabilised by two different delay-locked-loops
(DLLs). The limitation on its resolution, imposed by DLL jitter and
input range of time intervals, is analysed. Simulation results show
that the proposed TDC achieves a resolution as high as 22.7 ps while
consuming only 2.7 mW.
- Files in This Item: There are no files associated with this item.