Publications
Detailed Information
High-resolution time-to-digital converter utilising fractional difference conversion scheme
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Xing, Nan | - |
dc.contributor.author | Shin, W.-Y. | - |
dc.contributor.author | Jeong, K.-K. | - |
dc.contributor.author | Kim, Suhwan | - |
dc.date.accessioned | 2010-06-29T23:40:06Z | - |
dc.date.available | 2010-06-29T23:40:06Z | - |
dc.date.issued | 2010-03-18 | - |
dc.identifier.citation | Electronics Letters- IEE (2010),46(6):398 | en |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://hdl.handle.net/10371/68011 | - |
dc.description.abstract | A high-resolution process, voltage and temperature (PVT)-insensitive
time-to-digital converter (TDC) is presented, based on a Vernier delay-line, in which the propagation delays in the upper and lower buffer chains are stabilised by two different delay-locked-loops (DLLs). The limitation on its resolution, imposed by DLL jitter and input range of time intervals, is analysed. Simulation results show that the proposed TDC achieves a resolution as high as 22.7 ps while consuming only 2.7 mW. | en |
dc.language.iso | en | en |
dc.publisher | Institution of Engineering and Technology | en |
dc.subject | digital converter | en |
dc.subject | High-resolution | en |
dc.title | High-resolution time-to-digital converter utilising fractional difference conversion scheme | en |
dc.type | Article | en |
dc.contributor.AlternativeAuthor | 신우열 | - |
dc.contributor.AlternativeAuthor | 정덕균 | - |
dc.contributor.AlternativeAuthor | 김수환 | - |
dc.identifier.doi | 10.1049/el.2010.2698 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.