Publications
Detailed Information
A 1.35GHz All-Digital Fractional-N PLL with Adaptive Loop Gain Controller and Fractional Divider
Cited 0 time in
Web of Science
Cited 0 time in Scopus
- Authors
- Issue Date
- 2009-11
- Citation
- IEEE Asian Solid-State Circuits Conference, November 16-18, 2009 / Taipei, Taiwan, pp. 161-164
- Abstract
- A 1.35GHz all-digital phase-locked loop (ADPLL)
with an adaptively controlled loop filter and a 1/3rd-resolution
fractional divider is presented. The adaptive loop gain controller
(ALGC) effectively reduces the nonlinear characteristics of the
bang-bang phase-frequency detector (BBPFD). The fractional
divider partially compensates for the input phase error which is
caused by the fractional-N frequency synthesis operation. A
prototype ADPLL using a BBPFD with a dead zone free retimer,
an ALGC, and a fractional divider is fabricated in 0.13m
CMOS. The core occupies 0.19mm2 and consumes 13.7mW from
a 1.2V supply. The measured RMS jitter was 4.17ps at a
1.35GHz clock output.
- Language
- English
- Files in This Item:
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.