Publications
Detailed Information
Extended Synchronous Dataflow for Efficient DSP System Prototyping
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Chanik | - |
dc.contributor.author | Chung, Jaewoong | - |
dc.contributor.author | Ha, Soonhoi | - |
dc.date.accessioned | 2009-09-08T02:53:44Z | - |
dc.date.available | 2009-09-08T02:53:44Z | - |
dc.date.issued | 2002-03 | - |
dc.identifier.citation | Design Automation for Embedded Systems, vol. 6, no. 3, pp. 295-322, Mar. 2002 | en |
dc.identifier.issn | 0929-5585 (print) | - |
dc.identifier.issn | 1572-8080 (online) | - |
dc.identifier.uri | https://hdl.handle.net/10371/8899 | - |
dc.description.abstract | Though synchronous dataflow (SDF) graph has been a successful input specification language for digital signal processing (DSP) applications, lack of support for global states makes it unsuitable for multimedia signal processing applications that need global states for efficient implementation. In this paper, we propose synchronous piggybacked dataflow (SPDF), an extension of SDF model to accommodate global states without side effects. Global states are accessed by a special block that piggybacks the global state update request on data samples. Such an extension enlarges the domain of application where dataflow representation can be used for rapid system prototyping. The only penalty it incurs is scheduling complexity since the scheduler now considers control dependency as well as data dependency. We present the static analysis of the SPDF model and an implementation technique for memory efficient code synthesis. Finally, we show experimental results with a real life example, MPEG-audio decoder, to present the novelty and usefulness of our approach. | en |
dc.description.sponsorship | This research was supported in part by the Korean Ministry of Information and Communication(MIC) under the program of University Research, the Brain Korea 21 Project, and the National Research Laboratory(NRL) grant. The RIACT at Seoul National University provides research facilities for this study. | en |
dc.language.iso | en | - |
dc.publisher | Springer Verlag | en |
dc.subject | Synchronous dataflow | en |
dc.subject | global states | en |
dc.subject | synchronous piggybacked dataflow | en |
dc.subject | block reusability | en |
dc.title | Extended Synchronous Dataflow for Efficient DSP System Prototyping | en |
dc.type | Article | en |
dc.contributor.AlternativeAuthor | 박찬익 | - |
dc.contributor.AlternativeAuthor | 정재웅 | - |
dc.contributor.AlternativeAuthor | 하순회 | - |
dc.identifier.doi | 10.1023/A:1014070804761 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.