Publications
Detailed Information
Reliable Domain-Specific Exclusive Logic Gates Using Reconfigurable Sequential Logic Based on Antiparallel Bipolar Memristors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Taegyun | - |
dc.contributor.author | Kim, Yeong Rok | - |
dc.contributor.author | Kim, Jihun | - |
dc.contributor.author | Lee, Jinwon | - |
dc.contributor.author | Hwang, Cheol Seong | - |
dc.date.accessioned | 2022-06-21T08:01:54Z | - |
dc.date.available | 2022-06-21T08:01:54Z | - |
dc.date.created | 2022-05-25 | - |
dc.date.issued | 2022-05 | - |
dc.identifier.citation | Advanced Intelligent Systems, Vol.4 No.5, p. 2100267 | - |
dc.identifier.issn | 2640-4567 | - |
dc.identifier.uri | https://hdl.handle.net/10371/182635 | - |
dc.description.abstract | The development of memristor-based stateful logic circuits can minimize data movement during the computing process to achieve in-memory computing, mitigating the von Neumann bottleneck in the current computing architecture. Herein, a method to combine resistance-resistance (R-R) and voltage-resistance (V-R) logic gates to implement exclusive logic gates composed of APMR-two-2(XOR, IMP, RIMP) and APMR-three-4XOR, where APMR means antiparallel memristors with a series resistor, is suggested. The proposed gates can accelerate XOR logic operation in a single cycle and expand for the n-bit input. The performance of the proposed logic gate is then demonstrated with a 1-bit full adder-subtractor along with the comparison of an n-bit ripple carry adder. It shows that the implementation for the n-bit adder takes 4n+1 memristors within 2n+1 steps, which significantly improves the optimization in terms of space- and time-related costs compared with other memristive logic gates. Subsequently, the improved adder circuit can be further utilized to implement an n-bit multiplier. In addition, the evaluation of the device stress on the various logic gates confirms that the proposed logic gates are reliable. | - |
dc.language | 영어 | - |
dc.publisher | Wiley | - |
dc.title | Reliable Domain-Specific Exclusive Logic Gates Using Reconfigurable Sequential Logic Based on Antiparallel Bipolar Memristors | - |
dc.type | Article | - |
dc.identifier.doi | 10.1002/aisy.202100267 | - |
dc.citation.journaltitle | Advanced Intelligent Systems | - |
dc.identifier.wosid | 000760896500001 | - |
dc.citation.number | 5 | - |
dc.citation.startpage | 2100267 | - |
dc.citation.volume | 4 | - |
dc.description.isOpenAccess | N | - |
dc.contributor.affiliatedAuthor | Hwang, Cheol Seong | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.