Publications

Detailed Information

TAIM: Ternary Activation In-Memory Computing Hardware with 6T SRAM Array

Cited 0 time in Web of Science Cited 0 time in Scopus
Authors

Kang, Nameun; Kim, Hyungjun; Oh, Hyunmyung; Kim, Jae-Joon

Issue Date
2022-07
Publisher
Proceedings - Design Automation Conference
Citation
Proceedings - Design Automation Conference, pp.1081-1086
Abstract
© 2022 ACM.Recently, various in-memory computing accelerators for low precision neural networks have been proposed. While in-memory Binary Neural Network (BNN) accelerators achieved significant energy efficiency, BNNs show severe accuracy degradation compared to their full precision counterpart models. To mitigate the problem, we propose TAIM, an in-memory computing hardware that can support ternary activation with negligible hardware overhead. In TAIM, a 6T SRAM cell can compute the multiplication between ternary activation and binary weight. Since the 6T SRAM cell consumes no energy when the input activation is 0, the proposed TAIM hardware can achieve even higher energy efficiency compared to BNN case by exploiting input 0's. We fabricated the proposed TAIM hardware in 28nm CMOS process and evaluated the energy efficiency on various image classification benchmarks. The experimental results show that the proposed TAIM hardware can achieve ∼ 3.61× higher energy efficiency on average compared to previous designs which support ternary activation.
URI
https://hdl.handle.net/10371/186259
DOI
https://doi.org/10.1145/3489517.3530574
Files in This Item:
There are no files associated with this item.
Appears in Collections:

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share