Publications
Detailed Information
Tri-State Nanoelectromechanical Memory Switches for the Implementation of a High-Impedance State
Cited 6 time in
Web of Science
Cited 7 time in Scopus
- Authors
- Issue Date
- 2020-11
- Citation
- IEEE Access, Vol.8, pp.202006-202012
- Abstract
- Tri-state nanoelectromechanical (NEM) memory switches are proposed for the implementation of high-impedance state 0 in addition to low-impedance states 1 and 2 for the improvement of conventional complementary metal-oxide-semiconductor-NEM (CMOS-NEM) reconfigurable logic (RL) operations. Although it is well known that the high impedance state of routing switches is essential to prevent the unnecessary data throughput of RL circuits, previously proposed NEM memory switches have only implemented binary states: states 1 and 2. On the contrary, our proposed NEM memory switches can have tri-states, which are achieved by modifying their operation methods and design guidelines.
- ISSN
- 2169-3536
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.