Publications

Detailed Information

A 64Gb/s 2.29pJ/b PAM-4 VCSEL Transmitter With 3-Tap Asymmetric FFE in 65nm CMOS

DC Field Value Language
dc.contributor.authorHwang, Jeongho-
dc.contributor.authorChoi, Hong-Seok-
dc.contributor.authorDo, Hyungrok-
dc.contributor.authorJeong, Gyu-Seob-
dc.contributor.authorKoh, Daehyun-
dc.contributor.authorPark, Kwanseo-
dc.contributor.authorKim, Sungwoo-
dc.contributor.authorJeong, Deog-Kyoon-
dc.date.accessioned2022-11-11T08:07:08Z-
dc.date.available2022-11-11T08:07:08Z-
dc.date.created2022-10-20-
dc.date.issued2019-06-
dc.identifier.citation2019 SYMPOSIUM ON VLSI CIRCUITS, pp.C268-C269-
dc.identifier.urihttps://hdl.handle.net/10371/187043-
dc.description.abstractThis paper presents a 64Gb/s, 2.29pJ/b PAM-4 optical transmitter (TX) utilizing a VCSEL. To improve the power efficiency, the TX adopts a quarter-rate architecture consisting of a quadrature clock generator and a 4:1 MUX. By employing an asymmetric push-pull FFE, high-speed PAM-4 signaling based on a VCSEL can be achieved. It is fabricated in a 65nm CMOS technology, occupying an active area of 0.278mm(2).-
dc.language영어-
dc.publisherIEEE-
dc.titleA 64Gb/s 2.29pJ/b PAM-4 VCSEL Transmitter With 3-Tap Asymmetric FFE in 65nm CMOS-
dc.typeArticle-
dc.identifier.doi10.23919/VLSIC.2019.8777952-
dc.citation.journaltitle2019 SYMPOSIUM ON VLSI CIRCUITS-
dc.identifier.wosid000531736500093-
dc.identifier.scopusid2-s2.0-85073898594-
dc.citation.endpageC269-
dc.citation.startpageC268-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorDo, Hyungrok-
dc.contributor.affiliatedAuthorJeong, Deog-Kyoon-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share