Publications
Detailed Information
A PVT-Robust-59-dBc Reference Spur and 450-fsRMS Jitter Injection-Locked Clock Multiplier Using a Voltage-Domain Period-Calibrating Loop
Cited 0 time in
Web of Science
Cited 16 time in Scopus
- Authors
- Issue Date
- 2016
- Publisher
- IEEE
- Citation
- 2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS)
- Abstract
- This paper presents a low-reference-spur and low-jitter in-jection-locked clock multiplier (ILCM). To secure these performances over PVT-variations, we propose the use of a voltage-domain period-calibrating loop (VDPCL) in the ILCM that monitors the intrinsic period of the VCO and stores this information as the charges in a capacitor. By evaluating the voltage of the capacitor, it is possible to correct the free-running frequency of the VCO. By iteratively accumulating charges, the precision of the calibration can be increased. The measured reference spur and RMS jitter were -59 dBc and 450 fs, respectively, and their degradations over the PVT were less than 1.5 dB and 50 fs, respectively.
- Files in This Item:
- There are no files associated with this item.
Related Researcher
- College of Engineering
- Department of Electrical and Computer Engineering
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.