Publications

Detailed Information

Deflection Routing in 3D Network-on-Chip with Limited Vertical Bandwidth

DC Field Value Language
dc.contributor.authorLee, Jinho-
dc.contributor.authorLee, Dongwoo-
dc.contributor.authorKim, Sunwook-
dc.contributor.authorChoi, Kiyoung-
dc.date.accessioned2024-05-02T06:08:20Z-
dc.date.available2024-05-02T06:08:20Z-
dc.date.created2021-05-12-
dc.date.created2021-05-12-
dc.date.issued2013-10-
dc.identifier.citationACM Transactions on Design Automation of Electronic Systems, Vol.18 No.4, p. 50-
dc.identifier.issn1084-4309-
dc.identifier.urihttps://hdl.handle.net/10371/200677-
dc.description.abstractThis article proposes a deflection routing for 3D NoC with serialized TSVs for vertical links. Compared to buffered routing, deflection routing provides area-and power-efficient communication and little loss of performance under low to medium traffic load. Under 3D environments, the deflection routing can yield even better performance than buffered routing when key aspects are properly taken into account. However, the existing deflection routing technique cannot be directly applied because the serialized TSV links will take longer time to send data than ordinary planar links and cause many problems. A naive deflection through a TSV link can cause significantly longer latency and more energy consumption even for communications through planar links. This article proposes a method to mitigate the effect and also solve arising deadlock and livelock problems. Evaluation of the proposed scheme shows its effectiveness in throughput, latency, and energy consumption.-
dc.language영어-
dc.publisherAssociation for Computing Machinary, Inc.-
dc.titleDeflection Routing in 3D Network-on-Chip with Limited Vertical Bandwidth-
dc.typeArticle-
dc.identifier.doi10.1145/2505011-
dc.citation.journaltitleACM Transactions on Design Automation of Electronic Systems-
dc.identifier.wosid000327119100006-
dc.identifier.scopusid2-s2.0-84887838181-
dc.citation.number4-
dc.citation.startpage50-
dc.citation.volume18-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorLee, Jinho-
dc.contributor.affiliatedAuthorChoi, Kiyoung-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.subject.keywordPlusPROCESSOR-
dc.subject.keywordPlusARCHITECTURES-
dc.subject.keywordPlusINTERCONNECT-
dc.subject.keywordPlusTRANSCEIVER-
dc.subject.keywordPlusROUTER-
dc.subject.keywordPlusLINK-
dc.subject.keywordPlusICS-
dc.subject.keywordAuthorDesign-
dc.subject.keywordAuthorPerformance-
dc.subject.keywordAuthor3D NoC-
dc.subject.keywordAuthordeflection routing-
dc.subject.keywordAuthorTSV serialization-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Related Researcher

  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area AI Accelerators, Distributed Deep Learning, Neural Architecture Search

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share