Leakage Power Reduction of Functional Units in Processors having Zero-Overhead Loop Counter

Abstract

As the semiconductor process advances below 90nm technology node, leakage power has been an ever more serious concern. One of the most effective ways of reducing leakage power is power gating the circuits. Our work tries to find a micro-architectural way of applying power gating technique to functional units in a processor, while avoiding processor stalls, separate power control instructions, and much hardware overhead. We focus on loops, which typically cause long idle period for some functional units that are not used in the loops. Assuming that the target processor has zero-overhead loop feature, we exploit the existing hardware loop counter to determine when to wake up the functional units that have been turned off with the start of the loop execution. We use our own processor, ODALRISC, synthesized with 45nm process library and a C compiler to execute several benchmarks and realistic applications and obtain power report. The experimental results show that our approach achieves about 30% leakage power reduction on average in functional units for JPEG applications, with no performance degradation.