Publications
Detailed Information
A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS
Cited 10 time in
Web of Science
Cited 12 time in Scopus
- Authors
- Issue Date
- 2018-04
- Citation
- 2018 IEEE Custom Integrated Circuits Conference, CICC 2018, pp.1-4
- Abstract
- A wide range high resolution 2-stage digital-to-time converter (DTC) is presented. It uses a counter in the first stage and a digitally controlled delay line in the second stage to decouple the range versus resolution trade-off. Background calibration is used to correct interstage gain error. Fabricated in 65nm, the prototype DTC achieves 1.65ps-peak-integral non-linearity (INL) while consuming 10.13mW at 100MHz carrier frequency. The achieved dynamic range is 15dB higher than state-of-the-art DTCs.
- Files in This Item:
- There are no files associated with this item.
Related Researcher
- College of Engineering
- Department of Electrical and Computer Engineering
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.