A 3.7mW 3MHz bandwidth 4.5GHz digital fractional-N PLL with-106dBc/Hz In-band noise using time amplifier based TDC

Abstract

A digital fractional-N PLL that employs a time amplifier based TDC and a truly fractional divider to achieve low in-band noise with a wide bandwidth of 3MHz is presented. Fabricated in 65nm CMOS process, the prototype PLL consumes 3.7mW at 4.5GHz output frequency and achieves better than-106dBc/Hz in-band noise and 490fsrms integrated jitter. This translates to a FoM J of-240.5dB, which is the best among the reported fractional-N PLLs. © 2014 IEEE.