Publications

Detailed Information

Pipelined priority queue architecture with 2 stage priority bitmap for high-speed packet switches : 고속 패킷 스위치를 위하여 파이프라이닝과 2단계 우선순위 비트맵을 이용한 우선순위 큐

DC Field Value Language
dc.contributor.advisor정덕균-
dc.contributor.author이철기-
dc.date.accessioned2010-01-18T07:09:57Z-
dc.date.available2010-01-18T07:09:57Z-
dc.date.copyright2002.-
dc.date.issued2002-
dc.identifier.urihttp://dcollection.snu.ac.kr:80/jsp/common/DcLoOrgPer.jsp?sItemId=000000062176eng
dc.identifier.urihttps://hdl.handle.net/10371/36843-
dc.descriptionThesis (master`s)--서울대학교 대학원 :전기·컴퓨터공학부,2002.en
dc.format.extentv, 41 leavesen
dc.language.isoenen
dc.publisher서울대학교 대학원en
dc.titlePipelined priority queue architecture with 2 stage priority bitmap for high-speed packet switchesen
dc.title.alternative고속 패킷 스위치를 위하여 파이프라이닝과 2단계 우선순위 비트맵을 이용한 우선순위 큐-
dc.typeThesis-
dc.contributor.department전기·컴퓨터공학부-
dc.description.degreeMasteren
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share