Publications
Detailed Information
Cost-effective Hardware Design of a SPIHT Compression Algorithm
DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Jae Ha Kim | - |
dc.contributor.author | 응웬트렁 | - |
dc.date.accessioned | 2017-07-14T02:58:58Z | - |
dc.date.available | 2017-07-14T02:58:58Z | - |
dc.date.issued | 2015-02 | - |
dc.identifier.other | 000000025035 | - |
dc.identifier.uri | https://hdl.handle.net/10371/123128 | - |
dc.description | 학위논문 (석사)-- 서울대학교 대학원 : 전기·컴퓨터공학부, 2015. 2. Jae Ha Kim. | - |
dc.description.abstract | Set Partitioning In Hierarchical Trees (SPIHT) is one of most popular embedded coding algorithms applied for wavelet coding images. It allows progressive transmission of information and gives high coding efficiency. In addition, it can omit entropy coding of the bit stream by arithmetic code with only small loss in performance. Thus it offers a cheaper and faster hardware design. In this dissertation, a cost-effective design of a SPIHT-based algorithm is proposed. In this algorithm, an image is partitioned into 1x64 blocks, each of which is transformed by DWT to generate wavelet coefficients. The wavelet coefficients are coded by SPIHT to generate bit-stream. Due to the mismatch of the data structure between DWT and SPIHT, the large buffers are required. In order to reduce buffers, a new data structure of wavelet coefficients and partitioned SPIHT are proposed. A wavelet-based block is partitioned into small sub-blocks each of which is compressed independently. To minimize distortion due to the sub-block-based compression, a bit-allocation scheme is proposed.
The proposed design is implemented in both software and hardware. Experimental results show that the proposed design reduces the buffer size while minimizing the degradation of the rate-distortion performance. It is proved that the proposed design outperforms previous designs in hardware cost. | - |
dc.description.tableofcontents | Chapter Ⅰ. Introduction 1
Chapter Ⅱ. Basic Architecture of the compression algorithm 5 Chapter Ⅲ. A Partitioned NLS Algorithm 17 Chapter Ⅳ. Adjustment of the target bit lengths for individual sub-blocks Chapter Ⅴ. Experimental Results 35 Chapter Ⅵ. Conclusion 48 References 50 Abstract 52 초록 53 | - |
dc.format | application/pdf | - |
dc.format.extent | 1017732 bytes | - |
dc.format.medium | application/pdf | - |
dc.language.iso | en | - |
dc.publisher | 서울대학교 대학원 | - |
dc.subject | Image coding | - |
dc.subject | wavelet image compression | - |
dc.subject | SPIHT | - |
dc.subject.ddc | 621 | - |
dc.title | Cost-effective Hardware Design of a SPIHT Compression Algorithm | - |
dc.type | Thesis | - |
dc.description.degree | Master | - |
dc.citation.pages | 60 | - |
dc.contributor.affiliation | 공과대학 전기·컴퓨터공학부 | - |
dc.date.awarded | 2015-02 | - |
- Appears in Collections:
- Files in This Item:
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.