Publications
Detailed Information
블록 캐시와 클록 게이팅을 이용한 H.264/AVC Baseline 디코더의 저전력 설계 : The low power design for an H.264/AVC baseline decoder using block caches and clock gating
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.advisor | 이혁재 | - |
| dc.contributor.author | 김제선 | - |
| dc.date.accessioned | 2019-07-10T04:13:20Z | - |
| dc.date.available | 2019-07-10T04:13:20Z | - |
| dc.date.issued | 2011-02 | - |
| dc.identifier.other | 000000029010 | - |
| dc.identifier.uri | https://hdl.handle.net/10371/158997 | - |
| dc.identifier.uri | http://dcollection.snu.ac.kr:80/jsp/common/DcLoOrgPer.jsp?sItemId=000000029010 | ko_KR |
| dc.description | 학위논문 (박사)-- 서울대학교 대학원 : 전기. 컴퓨터공학부, 2011.2. 이혁재. | - |
| dc.format.extent | viii, 98 p. | - |
| dc.language.iso | kor | - |
| dc.publisher | 서울대학교 대학원 | - |
| dc.subject | H.264 AVC | - |
| dc.subject | 저전력 설계 | - |
| dc.subject | 블록 캐시 | - |
| dc.subject | 프레임 메모리 압축 | - |
| dc.subject | 모듈 수준 클록 게이팅 | - |
| dc.subject | low power design | - |
| dc.subject | block cache | - |
| dc.subject | frame memory compression | - |
| dc.subject | module-based clock gating | - |
| dc.title | 블록 캐시와 클록 게이팅을 이용한 H.264/AVC Baseline 디코더의 저전력 설계 | - |
| dc.title.alternative | The low power design for an H.264/AVC baseline decoder using block caches and clock gating | - |
| dc.type | Thesis | - |
| dc.type | Dissertation | - |
| dc.description.degree | Doctor | - |
| dc.contributor.affiliation | 전기. 컴퓨터공학부 | - |
| dc.date.awarded | 2011-02 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.