Browse

An 8-b nRERL Microprocessor for Ultra-Low-Energy Applications

DC Field Value Language
dc.contributor.authorKim, Seokkee-
dc.contributor.authorChae, Soo-Ik-
dc.contributor.authorKwon, Jun-Ho-
dc.date.accessioned2009-12-18T06:55:14Z-
dc.date.available2009-12-18T06:55:14Z-
dc.date.issued2001-12-
dc.identifier.citationAsia and South Pacific Design Automation Conference, pp.27-28en
dc.identifier.urihttps://hdl.handle.net/10371/21395-
dc.description.abstractWe describe the design of an nRERL microprocessor for
ultra-low-energy applications. nRERL (nMOS Reversible Energy
Recovery Logic) is a new reversible adiabatic logic circuit using only
nMOS transistors, which can be operated at the leakage-current level
[1]. We focus on two main issues; first, the design of a full adiabatic
microprocessor, which uses only adiabatic components for all the
functional blocks, second, the energy consumption of the nRERL
microprocessor including its clocked power generator (CPG).
With the experimental results, the nRERL microprocessor
consumed 26.22 pJ at 440 kHz.
en
dc.language.isoen-
dc.titleAn 8-b nRERL Microprocessor for Ultra-Low-Energy Applicationsen
dc.typeConference Paperen
dc.contributor.AlternativeAuthor김석기-
dc.contributor.AlternativeAuthor채수익-
dc.contributor.AlternativeAuthor권준호-
Appears in Collections:
College of Engineering/Engineering Practice School (공과대학/대학원)Dept. of Electrical and Computer Engineering (전기·정보공학부)Others_전기·정보공학부
Files in This Item:
  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Browse