Publications

Detailed Information

Cu electroless bottom-up filling techniques for ULSI interconnect fabrication : 초 고밀도 집적회로 배선 공정을 위한 구리 무전해 초등각 전착

DC Field Value Language
dc.contributor.advisor김재정-
dc.contributor.author이창화-
dc.date.accessioned2010-01-27-
dc.date.available2010-01-27-
dc.date.copyright2006.-
dc.date.issued2006-
dc.identifier.urihttps://hdl.handle.net/10371/45319-
dc.descriptionThesis(doctor`s)--서울대학교 대학원 :응용화학부,2006.en
dc.format.extentxv, 176 leavesen
dc.language.isoenen
dc.publisher서울대학교 대학원en
dc.subject구리en
dc.subjectCopperen
dc.subject무전해 도금en
dc.subjectElectroless depositionen
dc.subject표면 처리en
dc.subjectSurface treatmenten
dc.subject탄탈륨en
dc.subjectTaen
dc.subject씨앗층en
dc.subjectSeed layeren
dc.subject초등각 전착en
dc.subjectBottom-up fillingen
dc.subject첨가제en
dc.subjectAdditiveen
dc.subject에스피에스en
dc.subjectSPSen
dc.subject디피에스en
dc.subjectDPSen
dc.subject재결정화en
dc.subjectSelf-annealingen
dc.titleCu electroless bottom-up filling techniques for ULSI interconnect fabricationen
dc.title.alternative초 고밀도 집적회로 배선 공정을 위한 구리 무전해 초등각 전착en
dc.typeThesis-
dc.contributor.department응용화학부-
dc.description.degreeDoctoren
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share