Browse

저전력 다중프로세서 시스템-온-칩 설계를 위한 캐시 메모리 계층의 전력 감소 기법 연구
Energy reduction techniques of a cache memory hierarchy for low-power multiprocessor system-on-chips

Cited 0 time in Web of Science Cited 0 time in Scopus
  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Browse