S-Space College of Engineering/Engineering Practice School (공과대학/대학원) Dept. of Electrical and Computer Engineering (전기·정보공학부) Others_전기·정보공학부
낸드 플래시 메모리 오류 정정을 위한 병렬 BCH 복호기의 최적 설계
Cited 0 time in Web of Science Cited 0 time in Scopus
- Issue Date
- 제16회 한국반도체학술대회
- In this work, we have developed a parallel BCH decoder for multi-level cell NAND flash memory. The decoder is designed to require minimum chip area as well as minimum power consumption for NAND flash memory applications. To achieve this goal, the parallle factor of each functional block is determined by using design exploitation techniques.
- Files in This Item:
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.