Publications
Detailed Information
Complexity reduction in an nRERL microprocessor
Cited 0 time in
Web of Science
Cited 0 time in Scopus
- Authors
- Issue Date
- 2005-08
- Citation
- International Symposium on Low Power Electronics and Design, pp.180-185
- Keywords
- Microprocessor ; nMOS Reversible Energy Recovery Logic(nRERL) ; Clocked Power Generator (CPG) ; Complexity Reduction ; Buffer skipping ; Reversibility Breaking
- Abstract
- We describe an adiabatic microprocessor implemented with a
reversible logic, nRERL [1]. We employed an 8-phase clocked
power instead of 6-phase one to reduce the number of buffers
required for the phase aligning in the adiabatic microprocessor.
Furthermore, by breaking the logic reversibility with self-energy
recovery circuits, we also reduced its complexity as well as its
energy consumption.
We integrated an 8-bit nRERL microprocessor with an 8-phase
clocked power generator into a chip with 0.25μm CMOS
technology. Its minimum energy consumption of 4.67μA/MHz
was measured at Vdd=2.4V and f=651kHz, which was about 40%
compared to the previous 6-phase version. Its circuit complexity
was also reduced down to 65% that of its 6-phase version.
- Language
- English
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.