Publications
Detailed Information
Fractional rate dataflow model for efficient code synthesis
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Oh, Hyunok | - |
dc.contributor.author | Ha, Soonhoi | - |
dc.date.accessioned | 2009-08-21T04:15:35Z | - |
dc.date.available | 2009-08-21T04:15:35Z | - |
dc.date.issued | 2004-05 | - |
dc.identifier.citation | Journal of VLSI Signal Processing, 2004, vol. 37, no. 1, pp. 41-51 | en |
dc.identifier.issn | 0922-5773 (print) | - |
dc.identifier.issn | 1573-109X (online) | - |
dc.identifier.uri | https://hdl.handle.net/10371/7437 | - |
dc.description.abstract | Automatic code synthesis from dataflow program graphs is a promising high-level design methodology
for rapid prototyping of multimedia embedded systems. Memory efficient code synthesis from dataflow models has been an active research subject to reduce the gap in terms of memory requirements between the synthesized code and the hand-optimized code. However, existent dataflow models have inherent difficulty of efficiently handling data structures. In this paper, we propose a new dataflow extension called fractional rate dataflow (FRDF) in which fractional number of samples can be produced and consumed. In the proposed FRDF model, a constituent data type is considered as a fraction of the composite data type. Existent integer rate dataflow models can be easily extended to incorporate the fractional rates without loosing analytical properties. In this paper, the SDF model is extended to include FRDF, which can reduce the buffer memory requirements significantly, up to 70%, for some multimedia applications. Extended SDF model with fractional rate has been implemented in our system design environment called PeaCE(Ptolemy extension as Codesign Environment). | en |
dc.description.sponsorship | This research is supported by National Research
Laboratory Program (number M1-0104-00-0015) and BrainKorea 21 program. The RIACT at Seoul National University provides research facilities for this study. | en |
dc.language.iso | en | en |
dc.publisher | Springer Verlag | en |
dc.subject | code synthesis | en |
dc.subject | synchronous dataflow (SDF) | en |
dc.subject | memory optimization | en |
dc.subject | multimedia | en |
dc.title | Fractional rate dataflow model for efficient code synthesis | en |
dc.type | Article | en |
dc.contributor.AlternativeAuthor | 오현옥 | - |
dc.contributor.AlternativeAuthor | 하순회 | - |
dc.identifier.doi | 10.1023/B:VLSI.0000017002.91721.0e | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.