S-Space

Browse

Title

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Sort by
In order
Results/Page
Authors/record

Showing results 25 to 44 of 1,351

Issue Date	Title / Author(s) / Citation	File
2021	A 0.0084-mV-FOM, Fast-Transient and Low-Power External-Clock-Less Digital LDO Using a Gear-Shifting Comparator for the Wide-Range Adaptive Sampling Frequency Bang, Jooeun; Choi, Seojin; Yoo, Seyeon; Lee, Jeonghyun; Kim, Juyeop; Choi, Jaehyouk ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), pp.351-354	DOI
2023	A 0.009mm2, 6.5mW, 6.2b-ENOB 2.5GS/s Flash-and-VCO-Based Subranging ADC Using a Resistor-Ladder-Based Residue Shifter Lee, Jeonghyun; Cho, Yoonseo; Kim, Jintae; Choi, Jaehyouk Proceedings of the Custom Integrated Circuits Conference, Vol.2023-April	DOI
2019-06	A 0.1 1.62-to-10.8Gb/s Video interface Receiver with Fully Adaptive Equalization Using Un-Even Data Level Lee, Jinhyung; Lee, Kwangho; Kim, Hyojun; Kim, Byungmin; Park, Kwanseo; Jeong, Deog-Kyoon 2019 SYMPOSIUM ON VLSI CIRCUITS, pp.C198-C199
2019-08	A 0.1-1.5-GHz Wide Harmonic-Locking-Free Delay-Locked Loop Using an Exponential DAC Park, Suneui; Kim, Juyeop; Hwang, Chanwoong; Park, Hangi; Yoo, Seyeon; Seong, Taeho; Choi, Jaehyouk IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, Vol.29 No.8, pp.548-550	DOI
2020-11	A 0.4-1.7GHz Wide Range Fractional-N PLL Using a Transition-Detection DAC for Jitter Reduction Yun, Jaekwang; Lee, Sangyoon; Jeong, Yong-Un; Jeong, Shin-Hyun; Kim, Suhwan 2020 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), p. 9336144	DOI
2016-03	A 0.56-2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single <i>LC</i>-VCO for 2G-4G Multistandard Cellular Transceivers Yoon, Heein; Lee, Yongsun; Lim, Younghyun; Tak, Geum-Young; Kim, Hong-Teuk; Ho, Yo-Chuol; Choi, Jaehyouk IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol.51 No.3, pp.614-625	DOI
2019	A 0.5V-V<sub>IN</sub>, 0.29ps-Transient-FOM, and Sub-2mV-Accuracy Adaptive-Sampling Digital LDO Using Single-VCO-Based Edge-Racing Time Quantizer Lee, Jeonghyun; Bang, Jooeun; Lim, Younghyun; Choi, Jaehyouk 2019 SYMPOSIUM ON VLSI CIRCUITS, pp.C130-C131
2018-11	A 0.6-to-1V 10k-to-100kHz BW 11.7b-ENOB Noise-Shaping SAR ADC for IoT sensor applications in 28-nm CMOS Hwang, Young-Ha; Song, Yoonho; Park, Jun-Eun; Jeong, Deog-Kyoon 2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, pp.247-248	DOI
2020-02	A 0.8-to-2.3GHz Quadrature Error Corrector with Correctable Error Range of 101.6ps Using Minimum Total Delay Tracking and Asynchronous Calibration On-Off Scheme for DRAM Interface Shin, Soyeong; Ko, Han-Gon; Jang, Sungchun; Kim, Dongkyun; Jeong, Deog-Kyoon 2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), pp.340-342	DOI
2020-10	A 0.83-pJ/Bit 6.4-Gb/s HBM Base Die Receiver Using a 45 degrees Strobe Phase for Energy-Efficient Skew Compensation Lee, Sangyoon; Ko, Han-Gon; Chae, Joo-Hyung; Shin, Soyeong; Yun, Jaekwang; Jeong, Deog-Kyoon; Kim, Suhwan IEEE Transactions on Circuits and Systems II: Express Briefs, Vol.67 No.10, pp.1735-1739	DOI
2021	A 104fs<sub>rms</sub>-Jitter and-61dBc-Fractional Spur 15GHz Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancelation Technique Kim, Juyeop; Jo, Yongwoo; Lim, Younghyun; Seong, Taeho; Park, Hangi; Yoo, Seyeon; Lee, Yongsun; Choi, Seojin; Choi, Jaehyouk 2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), Vol.64, pp.448-+	DOI
2024-02	A 12.8-15.0-GHz Low-Jitter Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancellation Kim, Juyeop; Jo, Yongwoo; Park, Hangi; Seong, Taeho; Lim, Younghyun; Choi, Jaehyouk IEEE Journal of Solid-State Circuits, Vol.59 No.2, pp.424-434	DOI
2010-03	A 122-mW Low-Power Multiresolution Spectrum-Sensing IC With Self-Deactivated Partial Swing Techniques Song, Taejoong; Park, Jongmin; Lee, Sang Min; Choi, Jaehyouk; Kim, Kihong; Lee, Chang-Ho; Lim, Kyutae; Laskar, Joy IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, Vol.57 No.3, pp.188-192	DOI
2023	A 122fsrms-Jitter and -60dBc-Reference-Spur 12.24GHz MDLL with a 102 - Multiplication Factor Using a Power-Gating Technique Cho, Yoonseo; Lee, Jeonghyun; Park, Suneui; Yoo, Seyeon; Choi, Jaehyouk Digest of Technical Papers - Symposium on VLSI Technology, Vol.2023-June	DOI
2023	A 135fsrms-Jitter 0.6-to-7.7GHz LO Generator Using a Single LC-VCO-Based Subsampling PLL and a Ring-Oscillator-Based Sub-Integer-N Frequency Multiplier Jo, Yongwoo; Kim, Juyeop; Shin, Yuhwan; Hwang, Chanwoong; Park, Hangi; Choi, Jaehyouk Digest of Technical Papers - IEEE International Solid-State Circuits Conference, Vol.2023-February, pp.76-78	DOI
2019	A 140fs<sub>rms</sub>-Jitter and-72dBc-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Using a Background Triple-Point Frequency/Phase/Slope Calibrator Yoo, Seyeon; Choi, Seojin; Lee, Yongsun; Seong, Taeho; Lim, Younghyun; Choi, Jaehyouk 2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), Vol.62, pp.490-+
2019-05	A 16 bit Incremental ADC with Swapping DAC for Low Power Sensor Applications Jun, Jaehoon; Kang, Junho; Kim, Suhwan 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), p. 8702784	DOI
2020	A 170MHz-Lock-In-Range and-253dB-FoM<sub>jitter</sub>, 12-to-14.5GHz Subsampling PLL with a 150μW Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge Generator Lim, Younghyun; Kim, Juyeop; Jo, Yongwoo; Bang, Jooeun; Yoo, Seyeon; Park, Hangi; Yoon, Heein; Choi, Jaehyouk 2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), pp.280-+
2016	A 185fs<sub>rms</sub> - Integrated-Jitter and-245dB FOM PVT-Robust Ring-VCO-Based Injection-Locked Clock Multiplier with a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector Choi, Seojin; Yoo, Seyeon; Choi, Jaehyouk 2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), Vol.59, pp.194-U265
2022	A 188fsrms-Jitter and -243d8-FoMjitter5.2GHz-Ring-DCO-Based Fractional-N Digital PLL with a 1/8 DTC-Range-Reduction Technique Using a Quadruple-Timing-Margin Phase Selector Hwang, Chanwoong; Park, Hangi; Seong, Taeho; Choi, Jaehyouk Digest of Technical Papers - IEEE International Solid-State Circuits Conference, Vol.2022-February, pp.378-380	DOI

1 2 3 4 5 6 68