Publications
Detailed Information
Implementation and Improvement of a Swing Modulo Scheduler for VLIW Architecture
Cited 0 time in
Web of Science
Cited 0 time in Scopus
- Authors
- Advisor
- 백윤흥
- Major
- 공과대학 전기·컴퓨터공학부
- Issue Date
- 2015-08
- Publisher
- 서울대학교 대학원
- Keywords
- VLIW architecture ; swing modulo scheduling
- Description
- 학위논문 (석사)-- 서울대학교 대학원 : 전기·컴퓨터공학부, 2015. 8. 백윤흥.
- Abstract
- For VLIW architectures, compiler is in charge of statically scheduling instructions since there are no hardware for hazard detection in this kind of architecture. Thus, instruction scheduling techniques for VLIW architectures have critical influences on both correctness of parallel executions and effective utilization of hardware resources. Software pipelining is one of the popular instruction scheduling techniques which enables overlapped execution of successive loop iterations. We implemented a module of compiler, a swing modulo scheduler, to achieve software pipelining for target VLIW architecture. Experiments on a set of multi-media applications show that with swing modulo scheduler, it has up to 2.6 times speed-up in performance when comparing to the basic list scheduling implementation.
- Language
- Japanese
- Files in This Item:
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.