Publications
Detailed Information
Memory-efficient multithreaded code generation from Simulink for heterogeneous MPSoC
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, Sang-Il | - |
dc.contributor.author | Brisolara, Lisane | - |
dc.contributor.author | Carro, Luigi | - |
dc.contributor.author | Reis, Ricardo | - |
dc.contributor.author | Guerin, Xavier | - |
dc.contributor.author | Jerraya, Ahmed Amine | - |
dc.contributor.author | Chae, Soo-Ik | - |
dc.date.accessioned | 2009-11-26T13:50:32Z | - |
dc.date.available | 2009-11-26T13:50:32Z | - |
dc.date.issued | 2007 | - |
dc.identifier.citation | Design Automation for Embedded Systems 11(4):249-283 | en |
dc.identifier.issn | 0929-5585 (print) | - |
dc.identifier.issn | 1572-8080 (Online) | - |
dc.identifier.uri | https://hdl.handle.net/10371/16273 | - |
dc.description.abstract | Emerging embedded systems require heterogeneous multiprocessor SoC architectures
that can satisfy both high-performance and programmability. However, as the complexity of embedded systems increases, software programming on an increasing number of multiprocessors faces several critical problems, such as multithreaded code generation, heterogeneous architecture adaptation, short design time, and low cost implementation. In this paper, we present a software code generation flow based on Simulink to address these problems. We propose a functional modeling style to capture data-intensive and controldependent target applications, and a system architecture modeling style to seamlessly transform the functional model into the target architecture. Both models are described using Simulink. From a system architecture Simulink model, a code generator produces a multithreaded code, inserting thread and communication primitives to abstract the heterogeneity of the target architecture. In addition, the multithread code generator called LESCEA applies the extensions of dataflow based memory optimization techniques, considering both data and control dependency. Experimental results on aMotion-JPEG decoder and an H.264 decoder show that the proposed multithread code generator enables easy software programming on different multiprocessor architectures with substantially reduced data memory size (up to 68.0%) and code memory size (up to 15.9%). | en |
dc.language.iso | en | en |
dc.publisher | Springer Verlag | en |
dc.subject | Multithreaded code generation | en |
dc.subject | Memory size reduction | en |
dc.subject | Multiprocessor SoC | en |
dc.subject | Simulink | en |
dc.title | Memory-efficient multithreaded code generation from Simulink for heterogeneous MPSoC | en |
dc.type | Article | en |
dc.contributor.AlternativeAuthor | 한상일 | - |
dc.contributor.AlternativeAuthor | 채수익 | - |
dc.identifier.doi | 10.1007/s10617-007-9009-4 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.