Publications
Detailed Information
BitBlade: Energy-Efficient Variable Bit-Precision Hardware Accelerator for Quantized Neural Networks
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Ryu, Sungju | - |
dc.contributor.author | Kim, Hyungjun | - |
dc.contributor.author | Yi, Wooseok | - |
dc.contributor.author | Kim, Eunhwan | - |
dc.contributor.author | Kim, Yulhwa | - |
dc.contributor.author | Kim, Taesu | - |
dc.contributor.author | Kim, Jae-Joon | - |
dc.date.accessioned | 2022-06-24T08:27:36Z | - |
dc.date.available | 2022-06-24T08:27:36Z | - |
dc.date.created | 2022-05-13 | - |
dc.date.issued | 2022-01 | - |
dc.identifier.citation | IEEE Journal of Solid-State Circuits | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.uri | https://hdl.handle.net/10371/184091 | - |
dc.description.abstract | IEEEWe introduce an area/energy-efficient precisionscalable neural network accelerator architecture. Previous precision-scalable hardware accelerators have limitations such as the under-utilization of multipliers for low bit-width operations and the large area overhead to support various bit precisions. To mitigate the problems, we first propose a bitwise summation, which reduces the area overhead for the bit-width scaling. In addition, we present a channel-wise aligning scheme (CAS) to efficiently fetch inputs and weights from on-chip SRAM buffers and a channel-first and pixel-last tiling (CFPL) scheme to maximize the utilization of multipliers on various kernel sizes. A test chip was implemented in 28-nm CMOS technology, and the experimental results show that the throughput and energy efficiency of our chip are up to 7.7x and 1.64x higher than those of the state-of-the-art designs, respectively. Moreover, additional 1.5-3.4x throughput gains can be achieved using the CFPL method compared to the CAS. | - |
dc.language | 영어 | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | BitBlade: Energy-Efficient Variable Bit-Precision Hardware Accelerator for Quantized Neural Networks | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/JSSC.2022.3141050 | - |
dc.citation.journaltitle | IEEE Journal of Solid-State Circuits | - |
dc.identifier.wosid | 000748324200001 | - |
dc.identifier.scopusid | 2-s2.0-85123683357 | - |
dc.description.isOpenAccess | N | - |
dc.contributor.affiliatedAuthor | Kim, Jae-Joon | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.