Publications
Detailed Information
Energy-efficient charge sharing-based 8T2C SRAM in-memory accelerator for binary neural networks in 28nm CMOS
Cited 2 time in
Web of Science
Cited 2 time in Scopus
- Authors
- Issue Date
- 2021-11
- Publisher
- IEEE
- Citation
- IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021)
- Abstract
- We present an 8-transistor and 2-capacitor (8T2C) SRAM cell-based in-memory hardware for Binary Neural Network (BNN) computation. The proposed design accumulates multiplication results using a DRAM-like charge sharing operation, which makes it more tolerant to process variations and avoiding issues that hinder low voltage operations of conventional SRAM-CIM designs. Measurement results show that a 256x64 macro implemented in a 28nm CMOS achieves 3182 TOPS/VV at 0.7 V.
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.