Publications

Detailed Information

Guideline of optimum interfacial layers in metal-ferroelectric-insulator-semiconductor structure for gate stack and ferroelectric tunnel junction

DC Field Value Language
dc.contributor.authorYu, Junsu-
dc.contributor.authorMin, Kyung Kyu-
dc.contributor.authorKim, Yeonwoo-
dc.contributor.authorKwon, Daewoong-
dc.contributor.authorPark, Byung-Gook-
dc.date.accessioned2022-10-19T04:37:55Z-
dc.date.available2022-10-19T04:37:55Z-
dc.date.created2022-10-04-
dc.date.issued2021-06-
dc.identifier.citation2021 SILICON NANOELECTRONICS WORKSHOP (SNW), pp.29-30-
dc.identifier.issn2161-4636-
dc.identifier.urihttps://hdl.handle.net/10371/186460-
dc.description.abstractTo investigate metal-ferroelectric-insulator-semiconductor (MFIS) stack design guidelines for its applications, the ferroelectricity in various IL thicknesses were investigated. As a result, IL has leaky insulator characteristics rather than an ideal dielectric and the MFIS stack shows a critical difference in ferroelectric characteristics.-
dc.language영어-
dc.publisherIEEE, ELECTRON DEVICES SOC & RELIABILITY GROUP-
dc.titleGuideline of optimum interfacial layers in metal-ferroelectric-insulator-semiconductor structure for gate stack and ferroelectric tunnel junction-
dc.typeArticle-
dc.identifier.doi10.1109/SNW51795.2021.00016-
dc.citation.journaltitle2021 SILICON NANOELECTRONICS WORKSHOP (SNW)-
dc.identifier.wosid000712433900015-
dc.identifier.scopusid2-s2.0-85124885500-
dc.citation.endpage30-
dc.citation.startpage29-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorPark, Byung-Gook-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share