Publications

Detailed Information

Tunable Stability of All-Inkjet-Printed Double-Gate Carbon Nanotube Thin Film Transistors

DC Field Value Language
dc.contributor.authorYoo, Hyunjun-
dc.contributor.authorHa, Jewook-
dc.contributor.authorKim, Hyeonggyu-
dc.contributor.authorSeo, Jiseok-
dc.contributor.authorLee, Soo-Yeon-
dc.contributor.authorHong, Yongtaek-
dc.date.accessioned2023-08-11T08:25:06Z-
dc.date.available2023-08-11T08:25:06Z-
dc.date.created2020-07-06-
dc.date.created2020-07-06-
dc.date.issued2020-06-
dc.identifier.citationIEEE Electron Device Letters, Vol.41 No.6, pp.860-863-
dc.identifier.issn0741-3106-
dc.identifier.urihttps://hdl.handle.net/10371/195372-
dc.description.abstractIn this letter, we improved the stability of all-inkjet-printed carbon nanotube thin film transistors (CNT TFTs) by employing a double gate (DG) structure under an optimal bias condition. In the single-gate structure, the positive threshold voltage (VTH) shift under 10 V positive gate bias stress (PGBS) was significantly reduced with poly(4-vinylphenol) passivation. However, after 100 s, the on-current level was decreased, and a large negative VTH shift was observed. We adopted DG CNT TFTs for a further improvement. When-3V was applied to the top gate, the DG CNT TFTs not only exhibited a much lower VTH shift but also showed a stabilized on-current level. When an appropriate bias is applied to the top gate, charge trapping is induced at the top gate interface and it might balance between the positive and negative shifts. As a result, the overall stress effect is reduced. The p-type only inverter adopting a DG CNT TFT showed improved stability under -3 V of top gate bias. Our experimental result shows that DG structure is a promising candidate for various CNT circuit designs.-
dc.language영어-
dc.publisherInstitute of Electrical and Electronics Engineers-
dc.titleTunable Stability of All-Inkjet-Printed Double-Gate Carbon Nanotube Thin Film Transistors-
dc.typeArticle-
dc.identifier.doi10.1109/LED.2020.2990701-
dc.citation.journaltitleIEEE Electron Device Letters-
dc.identifier.wosid000541155300017-
dc.identifier.scopusid2-s2.0-85086140108-
dc.citation.endpage863-
dc.citation.number6-
dc.citation.startpage860-
dc.citation.volume41-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorLee, Soo-Yeon-
dc.contributor.affiliatedAuthorHong, Yongtaek-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.subject.keywordPlusP-TYPE-
dc.subject.keywordPlusCIRCUITS-
dc.subject.keywordAuthorCarbon nanotubes-
dc.subject.keywordAuthordouble-gate FETs-
dc.subject.keywordAuthorsolution process-
dc.subject.keywordAuthorstability-
dc.subject.keywordAuthorthin film transistors-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share