Publications
Detailed Information
Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jo, Kyeongrok | - |
dc.contributor.author | Ahn, Seyong | - |
dc.contributor.author | Do, Jungho | - |
dc.contributor.author | Song, Taejoong | - |
dc.contributor.author | Kim, Taewhan | - |
dc.contributor.author | Choi, Kyumyung | - |
dc.date.accessioned | 2023-12-11T05:15:48Z | - |
dc.date.available | 2023-12-11T05:15:48Z | - |
dc.date.created | 2020-04-01 | - |
dc.date.created | 2020-04-01 | - |
dc.date.issued | 2019-08 | - |
dc.identifier.citation | IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.27 No.8, pp.1933-1946 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://hdl.handle.net/10371/198185 | - |
dc.description.abstract | This paper proposes a complete and full automation framework of evaluating design rules (DRs) to facilitate the process of design technology co-optimization (DTCO), which is highly demanded in 14-nm and beyond technologies. Our proposed framework explores the changes of DRs and evaluates the impacts on the number and types of DR violations as well as the resulting cell/chip layout area. Precisely, the core engine of our DR evaluation framework for DTCO, the automatic cell layout generator, consists of key enabling techniques for standard cell layout optimization. They are integrated coherently to seamlessly support the advanced process technologies using FinFET transistors, complex DRs, and double patterning (DP) lithography. Also, the tight integration of our automatic cell layout generation into the DR evaluation framework with diverse analysis features enables the DTCO process to be much faster and more efficient. We provide a set of experimental data not only to show how much our proposed enabling techniques are effective in optimizing layouts but also to show how effectively our framework explores and analyzes the DTCO parameters (e.g., ground DRs and DP DRs). | - |
dc.language | 영어 | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/TVLSI.2019.2910579 | - |
dc.citation.journaltitle | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | - |
dc.identifier.wosid | 000477733400020 | - |
dc.identifier.scopusid | 2-s2.0-85069975161 | - |
dc.citation.endpage | 1946 | - |
dc.citation.number | 8 | - |
dc.citation.startpage | 1933 | - |
dc.citation.volume | 27 | - |
dc.description.isOpenAccess | N | - |
dc.contributor.affiliatedAuthor | Kim, Taewhan | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.subject.keywordAuthor | Cell architectures | - |
dc.subject.keywordAuthor | design rules (DRs) | - |
dc.subject.keywordAuthor | design technology co-optimization (DTCO) | - |
dc.subject.keywordAuthor | layout | - |
dc.subject.keywordAuthor | standard cells | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.