Publications
Detailed Information
An 82fs<sub>rms</sub>-Jitter and 22.5mW-Power, 102GHz W-Band PLL Using a Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector in 65nm CMOS
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoo, Seyeon | - |
dc.contributor.author | Park, Suneui | - |
dc.contributor.author | Choi, Seojin | - |
dc.contributor.author | Cho, Yoonseo | - |
dc.contributor.author | Yoon, Heein | - |
dc.contributor.author | Hwang, Chanwoong | - |
dc.contributor.author | Choi, Jaehyouk | - |
dc.date.accessioned | 2024-04-25T04:09:51Z | - |
dc.date.available | 2024-04-25T04:09:51Z | - |
dc.date.created | 2024-04-25 | - |
dc.date.created | 2024-04-25 | - |
dc.date.issued | 2021 | - |
dc.identifier.citation | 2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), Vol.64, pp.330-+ | - |
dc.identifier.issn | 0193-6530 | - |
dc.identifier.uri | https://hdl.handle.net/10371/199387 | - |
dc.language | 영어 | - |
dc.publisher | IEEE | - |
dc.title | An 82fsrms-Jitter and 22.5mW-Power, 102GHz W-Band PLL Using a Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector in 65nm CMOS | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/ISSCC42613.2021.9365956 | - |
dc.citation.journaltitle | 2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | - |
dc.identifier.wosid | 000662193600130 | - |
dc.identifier.scopusid | 2-s2.0-85102360217 | - |
dc.citation.endpage | + | - |
dc.citation.startpage | 330 | - |
dc.citation.volume | 64 | - |
dc.description.isOpenAccess | N | - |
dc.contributor.affiliatedAuthor | Choi, Jaehyouk | - |
dc.type.docType | Proceedings Paper | - |
dc.description.journalClass | 1 | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Related Researcher
- College of Engineering
- Department of Electrical and Computer Engineering
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.