Publications

Detailed Information

Buffered Compares: Excavating the Hidden Parallelism Inside DRAM Architectures with Lightweight Logic

DC Field Value Language
dc.contributor.authorLee, Jinho-
dc.contributor.authorAhn, Jung Ho-
dc.contributor.authorChoi, Kiyoung-
dc.date.accessioned2024-05-02T06:06:10Z-
dc.date.available2024-05-02T06:06:10Z-
dc.date.created2024-04-23-
dc.date.created2024-04-23-
dc.date.created2024-04-23-
dc.date.issued2016-03-
dc.identifier.citationPROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), pp.1243-1248-
dc.identifier.issn1530-1591-
dc.identifier.urihttps://hdl.handle.net/10371/200640-
dc.description.abstractWe propose an approach called buffered compares, a less-invasive processing-in-memory solution that can be used with existing processor memory interfaces such as DDR3/4 with minimal changes. The approach is based on the observation that multi-bank architecture, a key feature of modern main memory DRAM devices, can be used to provide huge internal bandwidth without any major modification. We place a small buffer and a simple ALU per bank, define a set of new DRAM commands to fill the buffer and feed data to the ALU, and return the result for a set of commands (not for each command) to the host memory controller. By exploiting the under-utilized internal bandwidth using 'compare-n-op' operations, which are frequently used in many applications, we not only reduce the amount of energy-inefficient processor-memory communication, but also accelerate the computation of big data processing applications by utilizing parallelism of the buffered compare units in DRAM banks. Experimental results show that our solution significantly improves the performance and efficiency of the system on the tested workloads.-
dc.language영어-
dc.publisherIEEE-
dc.titleBuffered Compares: Excavating the Hidden Parallelism Inside DRAM Architectures with Lightweight Logic-
dc.typeArticle-
dc.citation.journaltitlePROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE)-
dc.identifier.wosid000382679200231-
dc.identifier.scopusid2-s2.0-84973662722-
dc.citation.endpage1248-
dc.citation.startpage1243-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorLee, Jinho-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Related Researcher

  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area AI Accelerators, Distributed Deep Learning, Neural Architecture Search

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share