Publications

Detailed Information

A Pulsed-Index Technique for Single-Channel, Low-Power, Dynamic Signaling

DC Field Value Language
dc.contributor.authorMuzaffar, Shahzad-
dc.contributor.authorYoo, Jerald-
dc.contributor.authorShabra, Ayman-
dc.contributor.authorElfadel, Ibrahim (Abe) M.-
dc.date.accessioned2024-05-03T04:34:24Z-
dc.date.available2024-05-03T04:34:24Z-
dc.date.created2024-05-01-
dc.date.created2024-05-01-
dc.date.issued2015-
dc.identifier.citationProceedings -Design, Automation and Test in Europe, DATE, pp.1485-1490-
dc.identifier.issn1530-1591-
dc.identifier.urihttps://hdl.handle.net/10371/200839-
dc.description.abstractThe most common operation of an IoT sensor is that of short activity bursts separated by long time intervals in sleep or listen modes. During the data bursts, sensed information has to be reliably communicated in real time without draining the energy resources of the sensor node. One way to save such resources is to efficiently code the data burst, use single-channel communication, and adopt ultra-low-power communication circuit techniques. Clock-data recovery (CDR) circuits are typically significant consumers of energy on traditional single-channel communication protocols. In this paper, we present a novel single-channel protocol that does not require any CDR circuitry. The protocol is based on the novel concept of a pulsed index where data is encoded to minimize the number of ON bits, move them to the LSB end of the packet, and transmit the ON bit indices in the form of a pulse stream. The pulse count is equal to the index of the ON bit. We call this protocol Pulsed Index Communication (PIC). Beside the elimination of CDR, we show that the implementation of PIC is very area-efficient, low-power and highly tolerant of clocking differences between transmitter and receiver. We present both an FPGA and an ASIC implementation of the protocol and use them to illustrate the performance, reliability and power consumption features of PIC signaling. In particular, we show that for an ASIC implementation on 65nm technology, PIC can reduce area by more than 80% and power by more than 70% in comparison with a CDR-based serial bit transfer protocol.-
dc.language영어-
dc.publisherProceedings -Design, Automation and Test in Europe, DATE-
dc.titleA Pulsed-Index Technique for Single-Channel, Low-Power, Dynamic Signaling-
dc.typeArticle-
dc.identifier.doi10.7873/DATE.2015.1070-
dc.citation.journaltitleProceedings -Design, Automation and Test in Europe, DATE-
dc.identifier.wosid000380393200276-
dc.identifier.scopusid2-s2.0-84945894390-
dc.citation.endpage1490-
dc.citation.startpage1485-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorYoo, Jerald-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
dc.subject.keywordAuthorOne-Wire-
dc.subject.keywordAuthorSingle-Wire-
dc.subject.keywordAuthorDynamic Signaling-
dc.subject.keywordAuthorPulsed Index Communication-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Related Researcher

Yoo, Jerald Image

Yoo, Jerald유담
부교수
  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area Biomedical Applications, Energy-Efficient Integrated Circuits

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share