Publications

Detailed Information

A Baud-Rate Clock and Data Recovery With Collaborative Maximum-Eye Tracking Method

DC Field Value Language
dc.contributor.authorKim, Jihee-
dc.contributor.authorChoi, Woo Seok-
dc.date.accessioned2024-05-16T01:20:58Z-
dc.date.available2024-05-16T01:20:58Z-
dc.date.created2024-04-15-
dc.date.created2024-04-15-
dc.date.created2024-04-15-
dc.date.issued2023-10-
dc.identifier.citation2023 20th International SoC Design Conference, ISOCC, pp.113-114-
dc.identifier.issn2163-9612-
dc.identifier.urihttps://hdl.handle.net/10371/202439-
dc.description.abstractBaud-rate CDRs are preferred over 2x-oversampling CDRs in energy-efficient receivers. However, conventional baud-rate CDRs using sign-sign Mueller-Muller phase detectors suffer from sub-optimal timing locking point. Therefore, to overcome this issue, a maximum-eye tracking (MET) method that tracks optimal lock point has been introduced. This paper applies MET to multi-lane baud-rate CDR design. Comparing biased data levels of 4 lanes, it sets proper timing update ratio. As a result, the CDR has a lock point with maximum-eye height by collaborative MET algorithm. Also, it can reduce power consumption in multi-phase clocking. In comparison with prior art, it searches the optimal lock point more efficiently and fast.-
dc.language영어-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.titleA Baud-Rate Clock and Data Recovery With Collaborative Maximum-Eye Tracking Method-
dc.typeArticle-
dc.identifier.doi10.1109/ISOCC59558.2023.10396604-
dc.citation.journaltitle2023 20th International SoC Design Conference, ISOCC-
dc.identifier.wosid001169439300052-
dc.identifier.scopusid2-s2.0-85184831378-
dc.citation.endpage114-
dc.citation.startpage113-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorChoi, Woo Seok-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
dc.subject.keywordAuthorClock and data recovery (CDR)-
dc.subject.keywordAuthorBaud-rate CDR-
dc.subject.keywordAuthorMaximum-eye tracking-
dc.subject.keywordAuthormulti-lane receiver-
dc.subject.keywordAuthordata level adaptation-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Related Researcher

  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area DRAM-PIM, High Bandwidth Memory Interface, O Links, Performance Modeling for I

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share