Publications

Detailed Information

0.41-pJ/b/dB Asymmetric Simultaneous Bidirectional Transceivers With PAM-4 Forward and PAM-2 Back Channels for 5-m Automotive Camera Link

DC Field Value Language
dc.contributor.authorLee, YunHee-
dc.contributor.authorLee, Woong Hee-
dc.contributor.authorShim, Min Kyo-
dc.contributor.authorShin, So Yeong-
dc.contributor.authorChoi, Woo Seok-
dc.contributor.authorJeong, Deog Kyoon-
dc.date.accessioned2024-05-16T01:22:03Z-
dc.date.available2024-05-16T01:22:03Z-
dc.date.created2024-04-15-
dc.date.created2024-04-15-
dc.date.created2024-04-15-
dc.date.issued2022-06-
dc.identifier.citationDigest of Technical Papers - Symposium on VLSI Technology, Vol.2022-June, pp.30-31-
dc.identifier.issn0743-1562-
dc.identifier.urihttps://hdl.handle.net/10371/202469-
dc.description.abstractThis paper presents asymmetric simultaneous bidirectional (SBD) transceivers for the next-generation automotive camera link. To realize the SBD operation with the PAM-4 signaling, the proposed wide linear range (WLR) hybrid excludes the voltage-dependent non-linear transconductance (gm) of active elements. A two-step hybrid strategy suppressing the PAM-4 forward channel (FC), including the FFE, is utilized for low power and design simplicity. A Sa hybrid removes only four primary DC levels, and 2nd order gm-capacitor (gmC) low-pass filter (LPF) filters out residual/echoes from the hybrid/channel. An echo canceller (EC) technique is also employed to further reduce the reflections of the PAM-2 back channel (BC). The highly asymmetric SBD transceivers with 12-Gb/s PAM-4 FC and 125-Mb/s PAM-2 BC achieve BER<10-12 over 5-m cable (15.9 dB loss). Prototype chips fabricated in 40-nm technology consume 78.4 mW, exhibiting an FoM of 0.41 pJ/b/dB. © 2022 IEEE.-
dc.language영어-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.title0.41-pJ/b/dB Asymmetric Simultaneous Bidirectional Transceivers With PAM-4 Forward and PAM-2 Back Channels for 5-m Automotive Camera Link-
dc.typeArticle-
dc.identifier.doi10.1109/VLSITechnologyandCir46769.2022.9830299-
dc.citation.journaltitleDigest of Technical Papers - Symposium on VLSI Technology-
dc.identifier.scopusid2-s2.0-85135244557-
dc.citation.endpage31-
dc.citation.startpage30-
dc.citation.volume2022-June-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorChoi, Woo Seok-
dc.contributor.affiliatedAuthorJeong, Deog Kyoon-
dc.type.docTypeConference Paper-
dc.description.journalClass1-
dc.subject.keywordAuthorasymmetric-
dc.subject.keywordAuthorbidirectional-
dc.subject.keywordAuthorhybrid-
dc.subject.keywordAuthortransceiver-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Related Researcher

  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area DRAM-PIM, High Bandwidth Memory Interface, O Links, Performance Modeling for I

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share