Publications

Detailed Information

Impact of PI Nonlinearity on High-Resolution Frequency-to-Digital Converter

DC Field Value Language
dc.contributor.authorAhn, Honggyoo-
dc.contributor.authorSong, Joonghyun-
dc.contributor.authorChoi, Woo Seok-
dc.date.accessioned2024-05-16T01:22:13Z-
dc.date.available2024-05-16T01:22:13Z-
dc.date.created2023-05-31-
dc.date.created2023-05-31-
dc.date.created2023-05-31-
dc.date.issued2022-10-
dc.identifier.citationInternational SoC Design Conference, ISOCC, pp.141-142-
dc.identifier.issn2163-9612-
dc.identifier.urihttps://hdl.handle.net/10371/202474-
dc.description.abstractThe performance of Delta Sigma frequency-to-digital converters (FDCs) play crucial role in implementing low-noise fractional-N phase locked loops (PLLs), so various structures of FDCs have been proposed. In this paper, an FDC with a linear phase interpolator (PI), one with a nonlinear PI, and one without PI are implemented, and their performance in terms of the in-band signal-to-noise ratio (SNR) is compared. In this experiment, the focus is on whether the PI-based FDC still shows superior performance compared to the conventional FDC even in non-ideal case, especially when the PI includes nonlinearity. We show that the PI-based FDC performance improves compared to the conventional FDC, but even small nonlinearity (0.5LSB INL) in the PI increases the in-band noise power by around 10dB.-
dc.language영어-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.titleImpact of PI Nonlinearity on High-Resolution Frequency-to-Digital Converter-
dc.typeArticle-
dc.identifier.doi10.1109/ISOCC56007.2022.10031343-
dc.citation.journaltitleInternational SoC Design Conference, ISOCC-
dc.identifier.wosid000971297000070-
dc.identifier.scopusid2-s2.0-85148455087-
dc.citation.endpage142-
dc.citation.startpage141-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorChoi, Woo Seok-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
dc.subject.keywordAuthorDelta Sigma frequency-to-digital converter-
dc.subject.keywordAuthorphase locked loop-
dc.subject.keywordAuthorfractional divider-
dc.subject.keywordAuthorphase interpolator-
dc.subject.keywordAuthornonlinearity-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Related Researcher

  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area DRAM-PIM, High Bandwidth Memory Interface, O Links, Performance Modeling for I

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share