Publications

Detailed Information

A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links

DC Field Value Language
dc.contributor.authorChoi, Woo Seok-
dc.contributor.authorAnand, Tejasvi-
dc.contributor.authorShu, Guanghua-
dc.contributor.authorElshazly, Amr-
dc.contributor.authorHanumolu, Pavan Kumar-
dc.date.accessioned2024-05-17T07:39:27Z-
dc.date.available2024-05-17T07:39:27Z-
dc.date.created2024-05-17-
dc.date.issued2015-03-
dc.identifier.citationIEEE Journal of Solid-State Circuits, Vol.50 No.3, pp.737-748-
dc.identifier.issn0018-9200-
dc.identifier.urihttps://hdl.handle.net/10371/203203-
dc.description.abstractA full-rate burst-mode receiver that achieves fast on/off operation needed for energy-proportional links is presented. By injecting input data edges into the oscillator embedded in a classical Type-II digital clock and data recovery (CDR) circuit, the proposed receiver achieves instantaneous phase-locking and input jitter filtering simultaneously. In other words, the proposed CDR combines the advantages of conventional feed-forward and feedback architectures to achieve energy-proportional operation. By controlling the number of data edges injected into the oscillator, both the jitter transfer bandwidth and the jitter tolerance corner are accurately controlled. The feedback loop also corrects for any frequency error and helps improve CDR's immunity to oscillator frequency drift during the power-on and -off states. This also improves CDR's tolerance to consecutive identical digits present in the input data. Fabricated in a 90 nm CMOS process, the prototype receiver instantaneously locks onto the very first data edge and consumes 6.1 mW at 2.2 Gb/s. Owing to its short power-on time, the receiver's energy efficiency varies only from 2.77 pJ/bit to 3.87 pJ/bit when the effective data rate is varied from 0.44 Gb/s to 2.2 Gb/s. Input sensitivity of the receiver is 36 mV for a BER of 10-12.-
dc.language영어-
dc.publisherInstitute of Electrical and Electronics Engineers-
dc.titleA Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links-
dc.typeArticle-
dc.identifier.doi10.1109/JSSC.2015.2390613-
dc.citation.journaltitleIEEE Journal of Solid-State Circuits-
dc.identifier.wosid000350668700010-
dc.identifier.scopusid2-s2.0-85027934438-
dc.citation.endpage748-
dc.citation.number3-
dc.citation.startpage737-
dc.citation.volume50-
dc.description.isOpenAccessN-
dc.contributor.affiliatedAuthorChoi, Woo Seok-
dc.description.journalClass1-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Related Researcher

  • College of Engineering
  • Department of Electrical and Computer Engineering
Research Area DRAM-PIM, High Bandwidth Memory Interface, O Links, Performance Modeling for I

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share