Publications
Detailed Information
A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lim, Dong-Hyuk | - |
dc.contributor.author | Lee, Sang-Yoon | - |
dc.contributor.author | Choi, Woo Seok | - |
dc.contributor.author | Park, Jun-Eun | - |
dc.contributor.author | Jeong, Deog-Kyoon | - |
dc.date.accessioned | 2024-05-17T08:06:22Z | - |
dc.date.available | 2024-05-17T08:06:22Z | - |
dc.date.created | 2021-03-11 | - |
dc.date.issued | 2012-09 | - |
dc.identifier.citation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol.12 No.3, pp.278-285 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://hdl.handle.net/10371/203321 | - |
dc.description.abstract | A digital readout IC for capacitive sensors is presented. Digital capacitance readout circuits suffer from static capacitance of sensors, especially single-ended sensors, and require large passive elements to cancel such DC offset signal. For this reason, to maximize a dynamic range with a small die area, the proposed circuit features digital filters having a coarse and fine compensation steps. Moreover, by employing switched-capacitor circuit for the front-end, correlated double sampling (CDS) technique can be adopted to minimize low-frequency device noise. The proposed circuit targeted 8-kHz signal bandwidth and oversampling ratio (OSR) of 64, thus a 3rd-order Delta Sigma modulator operating at 1 MHz was used for pulse-density-modulated (PDM) output. The proposed IC was designed in a 0.18-mu m CMOS mixed-mode process, and occupied 0.86 x 1.33 mm(2). The measurement results shows suppressed DC power under about -30 dBFS with minimized device flicker noise. | - |
dc.language | 영어 | - |
dc.publisher | 대한전자공학회 | - |
dc.title | A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors | - |
dc.type | Article | - |
dc.identifier.doi | 10.5573/JSTS.2012.12.3.278 | - |
dc.citation.journaltitle | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.identifier.wosid | 000313339100005 | - |
dc.identifier.scopusid | 2-s2.0-84867730683 | - |
dc.citation.endpage | 285 | - |
dc.citation.number | 3 | - |
dc.citation.startpage | 278 | - |
dc.citation.volume | 12 | - |
dc.identifier.kciid | ART001702029 | - |
dc.description.isOpenAccess | N | - |
dc.contributor.affiliatedAuthor | Choi, Woo Seok | - |
dc.contributor.affiliatedAuthor | Jeong, Deog-Kyoon | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.subject.keywordAuthor | Capacitive sensor | - |
dc.subject.keywordAuthor | digital offset canceller | - |
dc.subject.keywordAuthor | sigma-delta modulator | - |
dc.subject.keywordAuthor | correlated double sampling | - |
- Appears in Collections:
- Files in This Item:
- There are no files associated with this item.
Related Researcher
- College of Engineering
- Department of Electrical and Computer Engineering
Item View & Download Count
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.