Browse

Fabrication and analysis of Si-through-via for stacked wafer-level MEMS packaging
MEMS 소자의 적층형 웨이퍼 수준 실장을 위한 실리콘 관통 비아의 제작 및 해석

Cited 0 time in Web of Science Cited 0 time in Scopus
  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Browse