S-Space College of Engineering/Engineering Practice School (공과대학/대학원) Dept. of Electrical and Computer Engineering (전기·정보공학부) Others_전기·정보공학부
Packing Buffer for Efficient Irregular Data access in SIMD Processors
Cited 0 time in Web of Science Cited 0 time in Scopus
- Issue Date
- 제16회 한국반도체학술대회
- The performance of an SIMD (Single Instruction Multiple Data) processor is bounded by the memory bottleneck; most of which is due to the overhead for preparing aligned vector data. In this paper, we have added a hardware unit to an SIMD processor to reduce the alignment overhead. The proposed packing buffer contains a small size multi-port memory block for which multiple addresses are generated by using a vector index register. Since the packing buffer has a small size, it requires neither complex hardware nor increased CPU cycle time. DSP benchmarks are used to measure the performance efficiency.
- Files in This Item:
Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.