Publications

Detailed Information

Algorithm and software optimization of variable block size motion estimation for H.264/AVC on a VLIW–SIMD DSP

DC Field Value Language
dc.contributor.authorLee, Wonchul-
dc.contributor.authorChoi, Hyojin-
dc.contributor.authorSung, Wonyong-
dc.date.accessioned2009-08-05T04:18:33Z-
dc.date.available2009-08-05T04:18:33Z-
dc.date.issued2008-01-10-
dc.identifier.citationJ Sign Process Syst, 51(3), 289-302, Jun.en
dc.identifier.issn1939-8018 (print)-
dc.identifier.issn1939-8115 (online)-
dc.identifier.urihttps://hdl.handle.net/10371/6157-
dc.description.abstractWe implemented the H.264/AVC variable block
size motion estimation (VBSME) using a very long
instruction word (VLIW)–single instruction multiple data
(SIMD) digital signal processor (DSP). The SAD_Reuse
method which has a regular structure is chosen for VBSME
not only to remove redundant sum of absolute difference
(SAD) operations but also to utilize the instruction level
parallelism (ILP) and data level parallelism (DLP) of the
architecture. A fast mode decision algorithm is developed
to reduce the number of compare and update operations
and simplify the rate distortion optimization (RDO). The
developed fast mode decision uses the difference of motion
vectors and the maximum a posteriori (MAP) estimation of
the rate-distortion costs. Several advanced software techniques
that include software pipelining and packed-data
processing are employed. Especially, memory access
overhead reduction schemes including the multi-block
processing and the inter-procedural scheduling are used
for the software optimization. In order to reduce the write
buffer full in the quarter pixel ME, a 4 bit quantization
scheme is developed, which increases the number of
arithmetic operations but decreases the stall cycles very
much. The implemented variable block size ME for H.264/
AVC requires an average of 9 M and 78 Mcycles per frame
for QCIF and CIF size video sequences, respectively, in the
TMS320C64x DSP architecture.
en
dc.language.isoen-
dc.publisherSpringer Verlagen
dc.subjectvariable block size motion estimationen
dc.subjectH.264/AVC encoderen
dc.subjectVLIW (very long instruction word)en
dc.subjectSIMD (single instruction multiple data)en
dc.titleAlgorithm and software optimization of variable block size motion estimation for H.264/AVC on a VLIW–SIMD DSPen
dc.typeArticleen
dc.contributor.AlternativeAuthor이원철-
dc.contributor.AlternativeAuthor최효진-
dc.contributor.AlternativeAuthor성원용-
dc.identifier.doi10.1007/s11265-007-0151-9-
Appears in Collections:
Files in This Item:
There are no files associated with this item.

Altmetrics

Item View & Download Count

  • mendeley

Items in S-Space are protected by copyright, with all rights reserved, unless otherwise indicated.

Share